Ghent University Academic Bibliography

Show Sort by

Your filters: cql: affiliation exact TW06 cql: author exact 801000299343

Mark
- conference
- C1
- open access
ParaFPGA 2017 : enlarging the scope of parallel programming with FPGAs

Erik D'Hollander (UGent) and Abdellah Touhafi

(2018) International Conference on Parallel Computing (ParCo) 2017. In Advances in Parallel Computing 32. p.619-621
Mark
- conference
- C3
- open access
Remote Procedure Call compiler for Field-Programmable Gate Arrays

Erik D'Hollander (UGent) , Bruno Chevalier and Koen De Bosschere

(2018) Proceedings of the 13th HiPEAC conference.
Mark
Calling hardware procedures in a reconfigurable accelerator using RPC-FPGA

Erik D'Hollander (UGent) , Bruno Chevalier and Koen De Bosschere (UGent)

(2017) 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT) . p.271-274
Mark
- journalArticle
- A1
- open access
High-level synthesis optimization for blocked floating-point matrix multiplication

Erik D'Hollander (UGent)

(2017) ACM SIGARCH COMPUTER ARCHITECTURE NEWS . 44(4). p.74-79
Mark
High-level synthesis for FPGAs, the Swiss army knife for high-performance computing

Erik D'Hollander (UGent)

(2016) Seminaires de la Maison de la Simulation.
Mark
- conference
- C1
- open access
ParaFPGA15 : exploring threads and trends in programmable hardware

Erik D'Hollander (UGent) , Dirk Stroobandt (UGent) and Abdellah Touhafi

(2015) Parallel Computing : On the Road to Exascale. p.501-504
Mark
Exploiting high-level synthesis tools for high-performance applications on FPGAs

Bruno da Silva (UGent) , Erik D'Hollander (UGent) , Dirk Stroobandt (UGent) and Abdellah Touhafi

(2014) 15th FEA research symposium Faculty of Engineering and Architecture, Abstracts. p.28-28
Mark
- conference
- C1
- open access
ParaFPGA 2013: Harnessing Programs, Power and Performance in Parallel FPGA applications

Erik D'Hollander (UGent) , Dirk Stroobandt (UGent) and Abdellah Touhafi

(2014) Advances in Parallel Computing. 25. p.493-496
Mark
- conference
- C1
- open access
Performance and resource modeling for FPGAs using high-level synthesis tools

Bruno da Silva (UGent) , An Braeken, Erik D'Hollander (UGent) and Abdellah Touhafi

(2014) Advances in Parallel Computing. 25. p.523-531
Mark
Comparing and combining GPU and FPGA accelerators in an image processing context

Bruno da Silva (UGent) , An Braeken, Erik D'Hollander (UGent) , Abdellah Touhafi, Jan Cornelis and Jan Lemeire

(2013) International Conference on Field Programmable and Logic Applications.

Academic Bibliography

ParaFPGA 2017 : enlarging the scope of parallel programming with FPGAs

Remote Procedure Call compiler for Field-Programmable Gate Arrays

Calling hardware procedures in a reconfigurable accelerator using RPC-FPGA

High-level synthesis optimization for blocked floating-point matrix multiplication

High-level synthesis for FPGAs, the Swiss army knife for high-performance computing

ParaFPGA15 : exploring threads and trends in programmable hardware

Exploiting high-level synthesis tools for high-performance applications on FPGAs

ParaFPGA 2013: Harnessing Programs, Power and Performance in Parallel FPGA applications

Performance and resource modeling for FPGAs using high-level synthesis tools

Comparing and combining GPU and FPGA accelerators in an image processing context

Contents

Support

Contact