Advanced search
1 file | 716.30 KB Add to list

Reconfigurable FPGA implementation of the AVC quantiser and de-quantiser blocks

Vijaykumar Guddad (UGent) , Amit Kulkarni (UGent) and Dirk Stroobandt (UGent)
Author
Organization
Abstract
As image and video resolution continues to increase, compression plays a vital role in the successful transmission of video and image data over a limited bandwidth channel. Computation complexity, as well as the utilization of resources and power, keep increasing when we move from the H264 codec to the H265 codec. Optimizations in each particular block of the Advanced Video Coding (AVC) standard significantly improve the operating frequency of a hardware implementation. In this paper, we designed parametrized reconfigurable quantiser and de-quantiser blocks of AVC through dynamic circuit specialization, which is different from traditional reconfiguration of FPGA. We implemented the design on a Zynq-SoC board, which resulted in optimizations in resource consumption of 14.1{\%} and 20.6{\%} for the quantiser and de-quantiser blocks respectively, compared to non-reconfigurable versions.

Downloads

  • (...).pdf
    • full text
    • |
    • UGent only
    • |
    • PDF
    • |
    • 716.30 KB

Citation

Please use this url to cite or link to this publication:

MLA
Guddad, Vijaykumar, Amit Kulkarni, and Dirk Stroobandt. “Reconfigurable FPGA Implementation of the AVC Quantiser and De-quantiser Blocks.” ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, ACIVS 2018 . Ed. Jacques Blanc-Talon et al. Vol. 11182. Poitiers, France: Springer International Publishing, 2018. 506–517. Print.
APA
Guddad, V., Kulkarni, A., & Stroobandt, D. (2018). Reconfigurable FPGA implementation of the AVC quantiser and de-quantiser blocks. In Jacques Blanc-Talon, D. Helbert, W. Philips, D. Popescu, & P. Scheunders (Eds.), ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, ACIVS 2018 (Vol. 11182, pp. 506–517). Presented at the 19th International Conference on Advanced Concepts for Intelligent Vision Systems (ACIVS) , Poitiers, France: Springer International Publishing.
Chicago author-date
Guddad, Vijaykumar, Amit Kulkarni, and Dirk Stroobandt. 2018. “Reconfigurable FPGA Implementation of the AVC Quantiser and De-quantiser Blocks.” In ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, ACIVS 2018 , ed. Jacques Blanc-Talon, David Helbert, Wilfried Philips, Dan Popescu, and Paul Scheunders, 11182:506–517. Poitiers, France: Springer International Publishing.
Chicago author-date (all authors)
Guddad, Vijaykumar, Amit Kulkarni, and Dirk Stroobandt. 2018. “Reconfigurable FPGA Implementation of the AVC Quantiser and De-quantiser Blocks.” In ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, ACIVS 2018 , ed. Jacques Blanc-Talon, David Helbert, Wilfried Philips, Dan Popescu, and Paul Scheunders, 11182:506–517. Poitiers, France: Springer International Publishing.
Vancouver
1.
Guddad V, Kulkarni A, Stroobandt D. Reconfigurable FPGA implementation of the AVC quantiser and de-quantiser blocks. In: Blanc-Talon J, Helbert D, Philips W, Popescu D, Scheunders P, editors. ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, ACIVS 2018 . Poitiers, France: Springer International Publishing; 2018. p. 506–17.
IEEE
[1]
V. Guddad, A. Kulkarni, and D. Stroobandt, “Reconfigurable FPGA implementation of the AVC quantiser and de-quantiser blocks,” in ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, ACIVS 2018 , Espace Mendes France, Poitiers, France, 2018, vol. 11182, pp. 506–517.
@inproceedings{8577259,
  abstract     = {As image and video resolution continues to increase, compression plays a vital role in the successful transmission of video and image data over a limited bandwidth channel. Computation complexity, as well as the utilization of resources and power, keep increasing when we move from the H264 codec to the H265 codec. Optimizations in each particular block of the Advanced Video Coding (AVC) standard significantly improve the operating frequency of a hardware implementation. In this paper, we designed parametrized reconfigurable quantiser and de-quantiser blocks of AVC through dynamic circuit specialization, which is different from traditional reconfiguration of FPGA. We implemented the design on a Zynq-SoC board, which resulted in optimizations in resource consumption of 14.1{\%} and 20.6{\%} for the quantiser and de-quantiser blocks respectively, compared to non-reconfigurable versions.},
  author       = {Guddad, Vijaykumar and Kulkarni, Amit and Stroobandt, Dirk},
  booktitle    = {ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, ACIVS 2018 },
  editor       = {Blanc-Talon, Jacques and Helbert, David and Philips, Wilfried and Popescu, Dan and Scheunders, Paul},
  isbn         = {9783030014490},
  issn         = {0302-9743 },
  language     = {eng},
  location     = {Espace Mendes France, Poitiers, France},
  pages        = {506--517},
  publisher    = {Springer International Publishing},
  title        = {Reconfigurable FPGA implementation of the AVC quantiser and de-quantiser blocks},
  url          = {http://dx.doi.org/10.1007/978-3-030-01449-0_43},
  volume       = {11182},
  year         = {2018},
}

Altmetric
View in Altmetric