Advanced search
1 file | 6.58 MB Add to list

Abacus turn model-based routing for NoC interconnects with switch or link failures

Poona Bahrebar (UGent) and Dirk Stroobandt (UGent)
Author
Organization
Abstract
With the aggressive scaling of the VLSI technology, Networks-on-Chip (NoCs) are becoming more susceptible to faults. Therefore, designing reliable and efficient routing methods is of significant importance. Most of the existing fault-tolerant techniques rely on rerouting solutions which may degrade the network performance drastically not only by taking unnecessary longer paths, but also by creating hotspots around the faults. Moreover, such off-line techniques cannot adapt to the dynamic traffic distribution in the network. In this paper, a reconfigurable and deadlock-free routing method is proposed based on the Abacus Turn Model (AbTM) to tolerate single and double switch or link failures. The required resources are kept to a minimum by avoiding to use virtual channels and routing tables. The proposed method is able to dynamically adjust the availability of the healthy paths according to the location of failures and congestion in the network to minimize rerouting. Moreover, it can grant a high degree of adaptiveness to the packets. This efficiency makes the proposed method a powerful asset for reliable routing in NoCs. The experimental results demonstrate that an 8  ×  8 mesh network remains 100% reliable against single faults, and 99.8% and 99.94% reliable against double switch and link failures, respectively.
Keywords
Network-on-Chip (NoC), Fault-tolerant routing methods, Deadlock, Abacus Turn Model (AbTM), Reconfiguration

Downloads

  • (...).pdf
    • full text
    • |
    • UGent only
    • |
    • PDF
    • |
    • 6.58 MB

Citation

Please use this url to cite or link to this publication:

MLA
Bahrebar, Poona, and Dirk Stroobandt. “Abacus Turn Model-based Routing for NoC Interconnects with Switch or Link Failures.” MICROPROCESSORS AND MICROSYSTEMS 59 (2018): 69–91. Print.
APA
Bahrebar, P., & Stroobandt, D. (2018). Abacus turn model-based routing for NoC interconnects with switch or link failures. MICROPROCESSORS AND MICROSYSTEMS, 59, 69–91.
Chicago author-date
Bahrebar, Poona, and Dirk Stroobandt. 2018. “Abacus Turn Model-based Routing for NoC Interconnects with Switch or Link Failures.” Microprocessors and Microsystems 59: 69–91.
Chicago author-date (all authors)
Bahrebar, Poona, and Dirk Stroobandt. 2018. “Abacus Turn Model-based Routing for NoC Interconnects with Switch or Link Failures.” Microprocessors and Microsystems 59: 69–91.
Vancouver
1.
Bahrebar P, Stroobandt D. Abacus turn model-based routing for NoC interconnects with switch or link failures. MICROPROCESSORS AND MICROSYSTEMS. ELSEVIER SCIENCE; 2018;59:69–91.
IEEE
[1]
P. Bahrebar and D. Stroobandt, “Abacus turn model-based routing for NoC interconnects with switch or link failures,” MICROPROCESSORS AND MICROSYSTEMS, vol. 59, pp. 69–91, 2018.
@article{8561950,
  abstract     = {With the aggressive scaling of the VLSI technology, Networks-on-Chip (NoCs) are becoming more susceptible to faults. Therefore, designing reliable and efficient routing methods is of significant importance. Most of the existing fault-tolerant techniques rely on rerouting solutions which may degrade the network performance drastically not only by taking unnecessary longer paths, but also by creating hotspots around the faults. Moreover, such off-line techniques cannot adapt to the dynamic traffic distribution in the network. In this paper, a reconfigurable and deadlock-free routing method is proposed based on the Abacus Turn Model (AbTM) to tolerate single and double switch or link failures. The required resources are kept to a minimum by avoiding to use virtual channels and routing tables. The proposed method is able to dynamically adjust the availability of the healthy paths according to the location of failures and congestion in the network to minimize rerouting. Moreover, it can grant a high degree of adaptiveness to the packets. This efficiency makes the proposed method a powerful asset for reliable routing in NoCs. The experimental results demonstrate that an 8  ×  8 mesh network remains 100% reliable against single faults, and 99.8% and 99.94% reliable against double switch and link failures, respectively.},
  author       = {Bahrebar, Poona and Stroobandt, Dirk},
  issn         = {0141-9331},
  journal      = {MICROPROCESSORS AND MICROSYSTEMS},
  keywords     = {Network-on-Chip (NoC),Fault-tolerant routing methods,Deadlock,Abacus Turn Model (AbTM),Reconfiguration},
  language     = {eng},
  pages        = {69--91},
  publisher    = {ELSEVIER SCIENCE},
  title        = {Abacus turn model-based routing for NoC interconnects with switch or link failures},
  url          = {http://dx.doi.org/10.1016/j.micpro.2018.01.005},
  volume       = {59},
  year         = {2018},
}

Altmetric
View in Altmetric
Web of Science
Times cited: