Advanced search
1 file | 3.87 MB

How preserving circuit design hierarchy during FPGA packing leads to better performance

Dries Vercruyce (UGent) , Elias Vansteenkiste (UGent) and Dirk Stroobandt (UGent)
Author
Organization
Keywords
Design hierarchy, field-programmable gate array (FPGA), packing, partitioning

Downloads

  • (...).pdf
    • full text
    • |
    • UGent only
    • |
    • PDF
    • |
    • 3.87 MB

Citation

Please use this url to cite or link to this publication:

Chicago
Vercruyce, Dries, Elias Vansteenkiste, and Dirk Stroobandt. 2018. “How Preserving Circuit Design Hierarchy During FPGA Packing Leads to Better Performance.” Ieee Transactions on Computer-aided Design of Integrated Circuits and Systems 37 (3): 629–642.
APA
Vercruyce, D., Vansteenkiste, E., & Stroobandt, D. (2018). How preserving circuit design hierarchy during FPGA packing leads to better performance. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 37(3), 629–642.
Vancouver
1.
Vercruyce D, Vansteenkiste E, Stroobandt D. How preserving circuit design hierarchy during FPGA packing leads to better performance. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS. Institute of Electrical and Electronics Engineers (IEEE); 2018;37(3):629–42.
MLA
Vercruyce, Dries, Elias Vansteenkiste, and Dirk Stroobandt. “How Preserving Circuit Design Hierarchy During FPGA Packing Leads to Better Performance.” IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 37.3 (2018): 629–642. Print.
@article{8558609,
  author       = {Vercruyce, Dries and Vansteenkiste, Elias and Stroobandt, Dirk},
  issn         = {0278-0070},
  journal      = {IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS},
  keyword      = {Design hierarchy,field-programmable gate array (FPGA),packing,partitioning},
  language     = {eng},
  number       = {3},
  pages        = {629--642},
  publisher    = {Institute of Electrical and Electronics Engineers (IEEE)},
  title        = {How preserving circuit design hierarchy during FPGA packing leads to better performance},
  url          = {http://dx.doi.org/10.1109/tcad.2017.2717786},
  volume       = {37},
  year         = {2018},
}

Altmetric
View in Altmetric
Web of Science
Times cited: