A highly linear VCO for use in VCO-ADC’s

Amir Babaie-Fishani, and Pieter Rombouts,

This document is an author’s draft version submitted for publication to Electronics Letters. The actual version was published as [1].

REFERENCES

A highly linear VCO for use in VCO-ADC’s

Amir Babaie-Fishani, and Pieter Rombouts,

This brief presents a very simple Ring-Oscillator VCO structure for use in VCO-ADC applications. It has a greatly improved linearity compared to previously published VCO’s. Measurement results of a 1V, 65nm CMOS prototype confirm the effectiveness of the proposed approach.

Introduction: VCO based Analog to Digital conversion has recently gained a lot of interest, because it allows relatively easy implementation of multi-bit noise shaping A/D conversion. Both closed-loop as well as open-loop implementations have been presented [1, 2, 3, 4, 5, 6]. However, whichever overall architecture is used, a key issue is the overall linearity of the actual VCO that is used as the quantiser. Most researchers have tried to solve this issue at the architectural level e.g. by calibration, feedback or signal swing reduction [4, 5, 6]. In this work, we follow a complementary approach, in the sense that we have performed a circuit level optimization of the VCO core. The resulting VCO is typically an order of magnitude more linear than prior VCO designs [2, 3, 4]. As a result further linearity correction at the architectural level may have become unnecessary or can significantly be simplified.

\[ I_{RO} = -\frac{V_{in}}{R_1} + V_{Ctrl} \left( \frac{1}{R_1} + \frac{1}{R_2} \right) \]  

The term \( \frac{V_{in}}{R_1} \) is linear in the tuning voltage, but the term proportional to \( V_{Ctrl} \) is nonlinear. A simulation of the relation between \( V_{VCO} \) and \( V_{Ctrl} \) for the case of a supply voltage \( V_{DD} = 1V \) is shown in Fig. 4(b). It is clear that this curve exhibits the opposite curvature of the current mode tuning curve of Fig. 4(a). By appropriately sizing the resistors \( R_1 \) and \( R_2 \), both nonlinear effects will cancel out.

Oscillator core design: The final step in the VCO design is the sizing of the inverters of the delay cells and the choice of the number of elements in the loop. In the case where the ring is current controlled (as is roughly the case here), the propagation delay of each cell will be more or less inversely proportional to \( C_{inv} \) and to the total capacitive load \( C_{load} \) seen by each delay cell. This capacitive load will consist in part of wiring capacitance \( C_{wire} \), in part of \( C_{inv} \), the input capacitance of the next inverter loading it and also of \( C_{load} \), the load formed by VCO phase readout circuits. This way, we can see that the oscillation frequency will behave according to:

\[ f \propto \frac{1}{(C_{load} \cdot N)^{-1}} \cdot \frac{1}{C_{tot}} = C_{inv} + C_{wire} + C_{load} \]  

In prior work, it has been shown that it is beneficial to design the delay stages so as to achieve a minimal delay [3]. This allows to have simultaneously a relatively high oscillation frequency and at the same time a high number of stages, which leads to improved quantisation noise and bandwidth performance of the ADC. The conclusion is that the inverters should be sized as small as possible (minimizing \( C_{inv} \)). However, in a low-voltage context (as we have today), there is an
additionally important constraint: i.e. the voltage over the ring should remain sufficiently small (definitely sufficiently smaller than the supply voltage). The smaller the inverters are sized, the larger the voltage over the ring will be. The conclusion is that the inverters should be sized with the minimal size that still keeps the voltage over the ring acceptable and that the number of stages $N$ should be chosen to obtain the desired oscillation frequency.

**Measurement Results:** As a proof of concept, a test circuit of the proposed RO was manufactured in the low power flavour of a 65nm CMOS technology (on a die with other test circuitry). The circuit was designed for a 1V power supply and an oscillation frequency centered around 300MHz. The resistors in the input network were $R_1 = R_2 = 770\Omega$, which were arbitrarily sized in this test circuit, which focuses on linearity and not on noise. The resulting number of stages in the design was $N = 18$ stages. The measurements reported here are for a 1 volt supply but the circuit remained operational for supply voltages as low as 0.8 volt. The measured voltage to frequency conversion curve of the VCO for a rail-to-rail input voltage sweep is shown in Fig. 5(a). Clearly, the curve is visually linear. The deviation of this curve from a best fit line (i.e. the nonlinearity error) is shown in Fig. 5(b). The worst case nonlinearity over the entire tuning range from 100 to 500MHz is $\pm 2.2$MHz, corresponding to 0.6% of the full scale.

In another set of measurements, two VCO’s (each on a different die coming from the same wafer) were configured as a pseudo differential ADC. For this, they are driven by a differential input signal with a midscale common mode voltage (of 500mV). In our test circuit only one of the phases of the VCO was accessible (instead of the 18 phases as would be in an actual VCO ADC). Now, for each VCO, this output phase was captured by a 10 GS/s sampling oscilloscope and converted into a bitstream, and differentiated in the digital domain. Then the results for both VCO’s were subtracted from each other. This way we obtain a configuration that is similar to an actual (pseudo-differential) first order noise shaping VCO-ADC (only with reduced performance because we are only using 1 out of the 18 phases) [3]. The corresponding output spectrum for the case of a 100kHz, 400mVpp differential input sine wave is shown in Fig. 6. Note that this is -14dB below the absolute maximum signal level which would be 2Vpp. The third harmonic is clearly visible at -74dBc. The second harmonic distortion is also visible at -85dBc but is so small that it almost does not affect the overall THD. This is due to the pseudo differential configuration. In the case where only 1 of the two VCO’s was used (corresponding to a single-ended configuration), the second harmonic was -51dBc, indicating that over 30dB rejection of even order harmonics is easily achieved (even in this non-optimal configuration, where both VCO’s are on a different die).

The high frequency noise roll off of 6dB/octave corresponds to the expected first order noise shaping. In this configuration, this noise contribution dominates above a few MHz, but as explained above this is due to the fact that only 1 of the 18 VCO phases is used here. Then there is a white noise floor (related to the thermal noise of the resistors). At low frequencies there is also some 1/f noise. For this case, the SNR and SNDR over a bandwidth of 2MHz were equal to 71dB and 69dB respectively.

Similar experiments were performed for varying input levels. The corresponding results for the SNR and SNDR in a 2MHz bandwidth are shown in Fig. 7. It is clear that for large input signal levels the performance is limited by distortion, leading to a peak SNDR of 69dB at 400mVpp (the case shown in Fig. 6). The result for the case where only 1 VCO is read out (in a single ended configuration), is shown as well. Here, at high signal levels the distortion is dominated by the second harmonic, leading to a peak SNDR of 56dB (much worse than the pseudo differential case).

The power consumption of a single VCO was 0.65mW. This power consumption is almost entirely determined by the choice of the resistors $R_1$ and $R_2$ (which were 770 $\Omega$ in this case). As explained above, the power can easily be reduced by using larger resistors, but this is at the expense of a higher white noise level. The area for a single VCO is $770\times 25\mu m^2$.

**Conclusion:** We have proposed the new resistive input stage for ring oscillator VCO’s shown in Fig. 3. With this input stage, greatly improved VCO linearity can be achieved. In a pseudo differential configuration, for a rail-to-rail input swing of 2Vpp almost 8-bit linearity was obtained. For a more common input swing of 400mVpp even 12-bit linearity was demonstrated.

**Acknowledgment:** This work has been supported by the Fund for Scientific Research Flanders (FWO-Vlaanderen) Belgium.

A. Babaie Fishani and P. Rombouts (CAS, ELIS, UGent)
E-mail: amir.babaiefishani@elis.ugent.be

**References**


