Advanced search
1 file | 143.03 KB

Performance and resource modeling for FPGAs using high-level synthesis tools

Author
Organization
Abstract
High-performance computing with FPGAs is gaining momentum with the advent of sophisticated High-Level Synthesis (HLS) tools. The performance of a design is impacted by the input-output bandwidth, the code optimizations and the resource consumption, making the performance estimation a challenge. This paper proposes a performance model which extends the roofline model to take into account the resource consumption and the parameters used in the HLS tools. A strategy is developed which maximizes the performance and the resource utilization within the area of the FPGA. The model is used to optimize the design exploration of a class of window-based image processing application.
Keywords
High-Level Synthesis, FPGA, Roofline Model

Downloads

  • 5. da Silva.pdf
    • full text
    • |
    • open access
    • |
    • PDF
    • |
    • 143.03 KB

Citation

Please use this url to cite or link to this publication:

Chicago
da Silva, Bruno, An Braeken, Erik D’Hollander, and Abdellah Touhafi. 2014. “Performance and Resource Modeling for FPGAs Using High-level Synthesis Tools.” In Advances in Parallel Computing, ed. Michael Bader, Arndt Bode, Hans-Joachim Bungartz, Michael Gerndt, Gerhard Joubert, and Frans Peters, 25:523–531. Amsterdam: IOS Press.
APA
da Silva, B., Braeken, A., D’Hollander, E., & Touhafi, A. (2014). Performance and resource modeling for FPGAs using high-level synthesis tools. In M. Bader, A. Bode, H.-J. Bungartz, M. Gerndt, G. Joubert, & F. Peters (Eds.), Advances in Parallel Computing (Vol. 25, pp. 523–531). Presented at the Symposium ParaFPGA 2013, Parallel Computing with FPGAs, Amsterdam: IOS Press.
Vancouver
1.
da Silva B, Braeken A, D’Hollander E, Touhafi A. Performance and resource modeling for FPGAs using high-level synthesis tools. In: Bader M, Bode A, Bungartz H-J, Gerndt M, Joubert G, Peters F, editors. Advances in Parallel Computing. Amsterdam: IOS Press; 2014. p. 523–31.
MLA
da Silva, Bruno, An Braeken, Erik D’Hollander, et al. “Performance and Resource Modeling for FPGAs Using High-level Synthesis Tools.” Advances in Parallel Computing. Ed. Michael Bader et al. Vol. 25. Amsterdam: IOS Press, 2014. 523–531. Print.
@inproceedings{6926752,
  abstract     = {High-performance computing with FPGAs is gaining momentum with the advent of sophisticated High-Level Synthesis (HLS) tools. The performance of a design is impacted by the input-output bandwidth, the code optimizations and the resource consumption, making the performance estimation a challenge. This paper proposes a performance model which extends the roofline model to take into account the resource consumption and the parameters used in the HLS tools. A strategy is developed which maximizes the performance and the resource utilization within the area of the FPGA. The model is used to optimize the design exploration of a class of window-based image processing application.},
  author       = {da Silva, Bruno and Braeken, An and D'Hollander, Erik and Touhafi, Abdellah},
  booktitle    = {Advances in Parallel Computing},
  editor       = {Bader, Michael and Bode, Arndt and Bungartz, Hans-Joachim and Gerndt, Michael and Joubert, Gerhard and Peters, Frans},
  isbn         = {978-1-61499-381-0},
  keyword      = {High-Level Synthesis,FPGA,Roofline Model},
  language     = {eng},
  location     = {Munich, Germany},
  pages        = {523--531},
  publisher    = {IOS Press},
  title        = {Performance and resource modeling for FPGAs using high-level synthesis tools},
  url          = {http://dx.doi.org/10.3233/978-1-61499-381-0-523},
  volume       = {25},
  year         = {2014},
}

Altmetric
View in Altmetric