On the impact of replacing low-speed configuration buses on FPGAs with the chip’s internal configuration infrastructure
- Author
- Karel Heyse, Jente Basteleus, Brahim Al Farisi, Dirk Stroobandt (UGent) , Oliver Kadlcek and Oliver Pell
- Organization
- Abstract
- It is common for large hardware designs to have a number of registers or memories of which the contents have to be changed very seldom, e.g. only at startup. The conventional way of accessing these memories is using a low-speed memory bus. This bus uses valuable hardware resources, introduces long, global connections and contributes to routing congestion. Hence, it has an impact on the overall design even though it is only rarely used. A Field-Programmable Gate Array (FPGA) already contains a global communication mechanism in the form of its configuration infrastructure. In this paper we evaluate the use of the configuration infrastructure as a replacement for a low-speed memory bus on the Maxeler HPC platform. We find that by removing the conventional low-speed memory bus the maximum clock frequency of some applications can be improved by 8%. Improvements by 25% and more are also attainable, but constraints of the Xilinx reconfiguration infrastructure prevent fully exploiting these benefits at the moment. We present a number of possible changes to the Xilinx reconfiguration infrastructure and tools that would solve this and make these results more widely applicable.
- Keywords
- HPC, partial reconfiguration, FPGA, block RAM
Downloads
-
(...).pdf
- full text
- |
- UGent only
- |
- |
- 281.31 KB
Citation
Please use this url to cite or link to this publication: http://hdl.handle.net/1854/LU-6838732
- MLA
- Heyse, Karel, et al. “On the Impact of Replacing Low-Speed Configuration Buses on FPGAs with the Chip’s Internal Configuration Infrastructure.” ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, vol. 9, no. 1, ACM, 2015, p. 6:1-6:18, doi:10.1145/2700835.
- APA
- Heyse, K., Basteleus, J., Al Farisi, B., Stroobandt, D., Kadlcek, O., & Pell, O. (2015). On the impact of replacing low-speed configuration buses on FPGAs with the chip’s internal configuration infrastructure. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 9(1), 6:1-6:18. https://doi.org/10.1145/2700835
- Chicago author-date
- Heyse, Karel, Jente Basteleus, Brahim Al Farisi, Dirk Stroobandt, Oliver Kadlcek, and Oliver Pell. 2015. “On the Impact of Replacing Low-Speed Configuration Buses on FPGAs with the Chip’s Internal Configuration Infrastructure.” ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS 9 (1): 6:1-6:18. https://doi.org/10.1145/2700835.
- Chicago author-date (all authors)
- Heyse, Karel, Jente Basteleus, Brahim Al Farisi, Dirk Stroobandt, Oliver Kadlcek, and Oliver Pell. 2015. “On the Impact of Replacing Low-Speed Configuration Buses on FPGAs with the Chip’s Internal Configuration Infrastructure.” ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS 9 (1): 6:1-6:18. doi:10.1145/2700835.
- Vancouver
- 1.Heyse K, Basteleus J, Al Farisi B, Stroobandt D, Kadlcek O, Pell O. On the impact of replacing low-speed configuration buses on FPGAs with the chip’s internal configuration infrastructure. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS. 2015;9(1):6:1-6:18.
- IEEE
- [1]K. Heyse, J. Basteleus, B. Al Farisi, D. Stroobandt, O. Kadlcek, and O. Pell, “On the impact of replacing low-speed configuration buses on FPGAs with the chip’s internal configuration infrastructure,” ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, vol. 9, no. 1, p. 6:1-6:18, 2015.
@article{6838732,
abstract = {{It is common for large hardware designs to have a number of registers or memories of which the contents have to be changed very seldom, e.g. only at startup. The conventional way of accessing these memories is using a low-speed memory bus. This bus uses valuable hardware resources, introduces long, global connections and contributes to routing congestion. Hence, it has an impact on the overall design even though it is only rarely used.
A Field-Programmable Gate Array (FPGA) already contains a global communication mechanism in the form of its configuration infrastructure. In this paper we evaluate the use of the configuration infrastructure as a replacement for a low-speed memory bus on the Maxeler HPC platform. We find that by removing the conventional low-speed memory bus the maximum clock frequency of some applications can be improved by 8%. Improvements by 25% and more are also attainable, but constraints of the Xilinx reconfiguration infrastructure prevent fully exploiting these benefits at the moment. We present a number of possible changes to the Xilinx reconfiguration infrastructure and tools that would solve this and make these results more widely applicable.}},
articleno = {{6}},
author = {{Heyse, Karel and Basteleus, Jente and Al Farisi, Brahim and Stroobandt, Dirk and Kadlcek, Oliver and Pell, Oliver}},
issn = {{1936-7406}},
journal = {{ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS}},
keywords = {{HPC,partial reconfiguration,FPGA,block RAM}},
language = {{eng}},
number = {{1}},
pages = {{6:6:1--6:6:18}},
publisher = {{ACM}},
title = {{On the impact of replacing low-speed configuration buses on FPGAs with the chip’s internal configuration infrastructure}},
url = {{http://doi.org/10.1145/2700835}},
volume = {{9}},
year = {{2015}},
}
- Altmetric
- View in Altmetric
- Web of Science
- Times cited: