Optically Reconfigurable 1x4 Remote Node Switch for Access Networks

Martijn Tassaert, Student Member, IEEE, Gunther Roelkens, Member, IEEE, Harm J.S. Dorren, Member, IEEE, and Oded Raz, Member, IEEE

Abstract—In this paper we demonstrate an optically controlled 1x4 remote node switch, based on membrane InP switches bonded to a silicon-on-insulator circuit. We show that the switch exhibits cross talk better than 25 dB between the output ports, and that the switch operates without receiver sensitivity penalty. Furthermore, the proposed switch architecture allows for optical clock distribution as a means to avoid the need for clock recovery at the receiver side. This is demonstrated in a proof-of-principle experiment where data and clock are sent through a single membrane InP switch.

Index Terms—Integrated optics devices; Packet switching; All-optical networks

I. INTRODUCTION

The exponential increase in demand for bandwidth [1] is forcing access networks to scale up the transmission speeds they can support. These systems are traditionally based on time division multiplexing (TDM) and passive optical splitters, and are therefore struggling to keep up with the rise in line-rate, as this cuts away link budget and therefore splitting ratio and network reach [2]. One possible solution to this problem is the use of wavelength division multiplexing combined with passive splitters (WDM-PON) [3] to increase the number of subscribers and their share of the total network bandwidth, while using low loss optical demultiplexers. This way some flexibility can be obtained in the allocation of bandwidth, but users linked to a certain wavelength output of the demultiplexer still have to compete with other users on the same branch for bandwidth through TDM, and physically rewiring the network to double the number of wavelengths routed to a certain sub-network is not possible.

An alternative solution is to replace passive splitters with active optical switches [4, 5]. In these demonstrations, electronically controlled switches are used to choose between a simple passive splitting and a more advanced WDM based filtering, in this way allowing network reconfigurability while maintaining backwards compatibility with existing infrastructure. Since traditionally PON splitter boxes are located in cabinets where no electric power is present, power supply based on photo-voltaic cells was suggested.

In an attempt to implement a true packet switch rather than a network reconfigurability system, PLZT switches [6] (Lead Lanthanum Zirconate Titanate) were used. While switching speeds of 10 ns are possible, their insertion losses and power consumption are very high. Furthermore, only unicast is possible, which is a drawback when also broadcast services like television have to be provided to multiple users on the same network.

Previously [7], we have suggested to use membrane InP switches (MIPS) on the silicon-on-insulator (SOI) waveguide platform to implement a remotely controlled all-optical packet switch. In this work, a demonstration of a single MIPS showed that switching with high extinction ratio (ER) at high speed (<1 ns) without any receiver sensitivity penalty was possible, however a full packet switch was not implemented. In this paper we present successful co-integration of multiple MIPS as well as other passive optical devices to make up the world’s first bias-free and all-optically controlled 1x4 switch [8]. In addition we show how the MIPS concept is suitable for high bit-rate packetized communication as it allows for simultaneous clock distribution while preserving high extinction ratio switching of data.

The paper is organized as follows. In section II we give details on the overall 1x4 switch design and show separate results for the characteristic performance of the components included in the design. In section III we present experimental results showing the operation of the MIPS as a high ER switch supporting broadcast of clock signals [9]. In section IV the operation of the 1x4 switch is highlighted and in section V we conclude the work.

II. SWITCH DESIGN AND FABRICATION

A. Switch Architecture

To create a full 1x4 switch using the MIPS as individual switch elements, we propose to use a broadcast-and-select architecture, as depicted in the schematic in Fig. 1. In this approach, an out-of-band label is sent along with the data and a longer wavelength clock signal to the remote node. The label is then separated from the data and clock using a Mach-Zehnder interferometer (MZI) and processed in an Arrayed
Waveguide Grating (AWG), which sends the label to one of the output branches depending on the label wavelength. This is then combined again in a MZI with the broadcasted data and clock, and sent to the MIPS, which will either block or transmit the data depending on the presence of the label. The clock signal will always be transmitted however, if the wavelength is chosen longer than the device’s band gap wavelength.

B. Design and Characterization of the Building Blocks

As determined in [7], the wavelengths of the labels should ideally be placed in the S-band (~1500 nm), while the data should be put in the C-band (~1550 nm) and the clock in the L-band (>1600 nm) as the device absorption drops to zero there. Therefore, the 1x2 MZI for (de)multiplexing the label and data are designed with a free spectral range (FSR) of 35 nm as this separates the data and label bands by 1.5 times the FSR, but still allows for additional freedom in case the two bands should be put closer together. Furthermore, to increase flexibility of the circuit, both arms of the MZI are equipped with a 355 $\mu$m long spiral to allow a simple top heater to tune the MZI response over a full $2\pi$ tuning range. The through and cross transmission response of a fabricated MZI are shown in Fig. 2. An ER of more than 10 dB with an insertion loss of 1-2 dB is obtained for wavelengths of 1500-1570 nm. This insertion loss matches the measured insertion loss of the 1x2 MMI.

The AWG is designed to operate at a center wavelength of 1505 nm with a channel spacing of 200 GHz. As the chosen AWG design does not allow for thermal tuning, the FSR is designed to be as low as 9.6 nm as this allows for some crude wavelength flexibility for the labels. The response of the AWG is shown in Fig. 3. The measured insertion loss is 2.5 dB with a worst case channel cross talk of 15 dB, which provides sufficient channel isolation considering the strongly non-linear absorption of the MIPS.

The MIPS design is similar to the design in [7] and can be seen in Fig. 4. For the 1x4 switch experiment, the device consists of a 100 $\mu$m long InP membrane ridge waveguide with a width of 1 $\mu$m. The active region consists of 3 InGaAs quantum wells of 10 nm, separated by 8 nm InP barrier layers, and is sandwiched between two InP cladding layers. To couple the light adiabatically between the silicon waveguide circuit and the InP membrane, an 18 $\mu$m long inverted taper coupler is used in which the silicon wire tapers from a width of 700 nm down to a tip of 100 nm. For the clock distribution experiment a slightly different device is used: as the position of the band gap edge is critical here, an 8 nm InGaAs triple quantum well structure is used with a device length of 150 $\mu$m and a stripe width of 2 $\mu$m. The spectral response of such a device is shown in Fig. 5 and shows the desired transparency in the L-band for the clock signal, while a high extinction is obtained in the C-band for the data signal for moderate on-chip pumping power. The pump in this measurement was a CW beam at a wavelength of 1505 nm, which lies in the
wavelength range which is most suitable for the labels as determined in [7]. The reason why this quantum well stack is not used for the full 1x4 switch experiment as well is the poor epitaxial wafer quality of this particular wafer, which forced us to use a quantum well stack optimized for another application [10].

As a broad range of wavelengths (labels, data, and clock) should be coupled into the switch with preferably low insertion loss, the bandwidth of the grating couplers used in previous work [7] is not sufficient anymore. Therefore, a horizontal coupling scheme which uses 3 \( \mu \)m x 3 \( \mu \)m cleaved SU-8/BCB waveguides is used, which are coupled to the silicon waveguide circuit using 350 \( \mu \)m long inverted taper couplers which taper from 100 nm tips to a 450 nm broad silicon wire. The coupling loss from fiber to chip was determined to be 3.5-4.0 dB over a wavelength range of 1500-1620 nm.

C. Fabrication details

The 220 nm thick silicon waveguide circuit is fabricated using a 193 nm deep UV lithography stepper and dry etching on a 200 mm wafer in a CMOS pilot-line [11]. After dicing of the SOI wafer, the separate dies are cleaned in a standard clean-1 solution for 15 minutes. At the same time, the III-V provided by a commercial manufacturer is cleaved, and separate dies are prepared for bonding by wet chemical etching of an InP/InGaAs sacrificial layer pair. To improve adhesion to the DVS-BCB adhesive layer, a thin layer of 15 nm of SiO\(_2\) is deposited on the III-V dies. After this, a DVS-BCB solution diluted with mesitylene (1:BCB:1Mes) is spincoated on the SOI dies. After evaporation of the mesitylene, the dies are brought into close contact in a controlled environment using a bonding pressure of 1.25MPa, and cured for one hour at 240°C [12]. After the bonding of the dies, the InP substrate is removed using a combination of mechanical grinding and wet chemical etching using HCl, until the InGaAs etch stop layer is reached. Subsequently the etch stop layer is selectively removed using a 1H\(_2\)SO\(_4\):1H\(_2\)O\(_2\):18H\(_2\)O solution and a resist mask is spincoated and patterned using contact lithography to create the core of the waveguide. By subsequent HCl and 1H\(_2\)SO\(_4\):1H\(_2\)O\(_2\):18H\(_2\)O wet etching of the quantum wells and barrier layers, the waveguide core is defined. Using a second, broader resist mask and subsequent HCl wet etching also the bottom InP layer can be etched. After this, the MIPS is passivated by depositing a 15 nm SiO\(_2\) layer and spinning and curing a 1.2 \( \mu \)m thick BCB cladding layer on top of the sample. Using two subsequent metallization steps, both the heater (100 nm Ti) and conducting lines and pads (300 nm Au) can be defined. To couple the circuit to the outside world, the BCB cladding is first etched back 600 nm near the edges of the device, where the silicon inverted tapers for horizontal coupling are defined. Subsequently 2.4 \( \mu \)m thick SU-8 waveguides are defined on top of these inverted tapers, leading to a combined BCB and

![Fig. 5. Transmission spectrum of a 150 \( \mu \)m long MIPS with 8 nm InGaAs quantum wells. The given pump power is the on-chip power calculated from transmission data through a reference waveguide.](image)

![Fig. 6. Setup for the proof-of-principle clock distribution experiment.](image)

![Fig. 7. Spectrum at the input and output of the MIPS. The loss due to fiber-to-chip coupling is marked with a grey arrow, while the loss due to MIPS absorption is marked with a black arrow.](image)
SU-8 thickness of 3 µm, which matches the mode size of the lensed fibers used in the measurement setup. Finally, after thinning down the silicon substrate, the dies are cleaved.

III. CLOCK DISTRIBUTION EXPERIMENT
A. Setup

In a first experiment, a single MIPS is placed in a lab-version of a typical fiber-to-the-home network, as a proof-of-concept experiment for clock distribution using the MIPS as a building block for an all-optical packet switch (Fig. 6). At the transmission side, the central office combines a data, clock and pump signal using a cyclic AWG. The data signal consists of packets of $2^{10}$-1 pseudorandom bit sequences (PRBS) with a guard time in between packet s of 50 bits (5 ns). The generated packets are modulated at a bit rate of 10 Gb/s on a laser with a wavelength of 1549.32 nm using non-return-to-zero (NRZ) on-off-keying (OOK). The clock signal is modulated using the clock output of the data pattern generator on a laser with a wavelength of 1600.475 nm. The pump signal which is at a wavelength of 1511.65 nm is modulated in such a way that it is only on during one out of two packets. This is done using a second pattern generator that uses the same clock signal to operate in sync. These signals are then sent through a spool of 25 km of fiber. At the input of the MIPS, the pump, data and clock signals have a power of 0 dBm, -9 dBm and -20 dBm respectively. In Fig. 7, the input and output spectrum is shown. Due to a relatively high fiber-to-chip coupling loss of 5 dB per facet of the SU-8 couplers on this particular sample (see section II.B), the on-chip pump power was insufficient to completely bleach the absorption for the data signal. Note that the secondary peaks in the spectrum are made up of filtered ASE of the SOA for the pump beam by the cyclic AWG. At the receiver side, the transmitted signals are being split again using a cyclic AWG, so the presence of these peaks has no effect on the detection of data and clock signals. Due to a relatively high loss of the device, the output signal levels for data and clock both had to be amplified using two EDFA pre-amplifiers, which deteriorated the optical-signal-to-noise-ratio (OSNR) of these signals. After filtering of the ASE, the signals are both sent to an AC coupled detector. The detected clock signal is additionally filtered using a high-Q OC-192 RF filter and injected together with the detected data signal in the error analyzer to analyze the performance of the optical link. The use of AC coupled detectors is the reason why the data packet length was restricted to about 100 ns, in order to avoid AC coupled eye closure during a switched-off packet in the error analyzer.

B. Results

In Fig. 8 the data signal as detected by the AC coupled detector is shown after transmission through the MIPS. Due to the fact that the pump signal is only on during one out of two packets, the MIPS is only transmitting one out of two data packets. However, the achieved ER is much lower than what is potentially possible (as can be seen in Fig. 5). This is due to a combination of the lack of power to bleach the device completely and the limited ER in the modulation of the pump signal. In a real application, seeing the very slow modulation speed needed (5-10 MHz), direct current modulation can be used to completely turn off the pump signal thereby improving the undesirable cross talk during the off state.

In Fig. 9 the bit error rate (BER) performance of the link is shown. The measured performance takes into consideration the extra 3 dB peak-to-average power ratio of the partially transmitted data stream. At a BER of $10^{-9}$ there is a power penalty of 1.5 dB. This penalty is caused by the poor ER of the switch in this experiment as explained above, in combination with a reduced OSNR due to the required amplification by an EDFA after the switch. The fact that the slope of the BER curves differs, is related to the reduced OSNR as well. This can be understood from equation (1), which is reproduced from [13].

$$\delta_I = -10 \log_{10}(1 - r_I^2 Q^2)$$

(1)

This equation relates the power penalty due to intensity noise $\delta_I$ to the $Q$ parameter and the intensity noise parameter $r_I$ and shows that the slope $d\delta_I / dQ$ increases with increasing intensity noise $r_I$. An uncommon feature in the BER curves is however that the back-to-back curve crosses the curve for...
transmission through the MIPS at high bit error rates. This seems to be related to the fact that the device is not completely bleached in its ‘on’ state. Therefore, the device transmission for the data signal will be non-linear, causing the device to operate as a signal regenerator [10]. As a consequence, the ER of the switch can be obtained as well as the effect of the cross talk in the AWG and MZIs. The label power was 10.6 dBm, and the data signal power was -0.6 dBm before coupling into the chip. In Fig. 11 we show the behavior at a single output port of the switch when alternating the label wavelength between the different output port labels. The used label wavelengths were at 1510.77 nm, 1509.22 nm, 1507.80 nm and 1506.35 nm for ports 1-4 respectively. In the inset, also transmission at the other output ports is shown. A high port isolation of more than 25 dB could be achieved in all the output ports across the C-band, up to more than 30 dB for 1550-1560 nm, the intended wavelength range for the data signal. Furthermore, tuning the label wavelength to another output port nearly has the same effect on the transmission of the data signal as turning the label power off. Although the cross talk levels in the passive components (AWG and MZIs) are much worse than 30 dB, the non-linear absorption in the MIPS reduces its effect on the actual device cross talk.

The achieved insertion loss is of the order of 26 dB. There are several causes for this loss. A first cause is the fiber-to-chip coupling loss which was determined to be 3.5 dB per transition. Furthermore the passive components used in the switch architecture were not ideal, and excess losses due to MMIs and MZIs for the data signal accumulated to 4 dB. Obviously also the broadcasting of the data signal yields a loss of 6 dB. The remainder of the loss (9 dB) can be attributed to scattering losses and insufficient pumping of the MIPS devices.

B. Dynamic performance

To demonstrate the operation of the switch, also a BER experiment was performed. The setup that was used is depicted in Fig. 12. To achieve a better ER in the label than in the clock distribution experiment, the label is modulated by directly modulating a C-band SOA, as the label can be completely turned off in this way. To better exploit the gain of the C-band SOA that was used to modulate the label, a different set of label wavelengths was chosen in comparison with the static measurement. The labels were put at 1535, 1536.6, 1538.2 and 1539.8 nm. The data signal was created by modulating a laser at 1559.38 nm using with a 10 Gb/s pattern generator running a 2^{31}-1 PRBS using a NRZ OOK modulation scheme. Due to the fact that this initial design still suffers from too high insertion losses, both the data signal and label had to be amplified using an EDFA to boost the input signal power to 4.5 and 13 dBm respectively. After combining data and label in an AWG, the signals are sent through the 1x4 switch. In the switch, the heaters were tuned to align the MZI
filter curves to the label and data bands. At the output, the light is split again using an AWG, and the data signal is detected by a detector and sent to the BER analyzer. The receiver used for these measurements was an AC coupled avalanche photodiode housed inside an XFP module with a typical receiver sensitivity of -28 dBm.

In Fig. 13 the measured BER is shown for a PRBS routed through each of the output ports, while keeping the label operating in CW. There is no measurable power penalty related to the transmission through the switch. Since the detector used in this experiment was AC coupled, it could not be used to measure the BER for packetized data. Therefore the AC coupled detector was replaced by a DC coupled Agilent 8192A 10 Gb/s receiver. Also in this case, error free operation could be achieved, with a penalty of 0.8 dB. In addition we show a time trace together with the eye diagrams of the packetized data for the back-to-back case and at the output of port 1 in Fig. 14. The label is modulated in such a way that only one out of four packets is being transmitted. The resulting time trace clearly shows the high ER that can be obtained with the switch. The eye diagrams showing the packetized data were captured with the DC coupled Agilent receiver. From these, we can see that except for some additional noise both eyes are identical and open, confirming the result obtained with the BER measurement.

C. Future improvements

Although successful switching was demonstrated, the fabricated device suffered from considerable insertion losses, which currently limits the applicability of the device. It is expected that optimization of the different components can eliminate most of the excess loss however.

Most of the loss in the passive components can be avoided if the current state of the art passives are used. MMIs [14] have reached excess losses of only 0.06 dB at 1550 nm and remain limited to less than 0.2 dB in the band of 1500 nm to 1600 nm. AWGs [15] have been demonstrated with an insertion loss of less than 1 dB. Inverted taper couplers using a cleaved SU-8 waveguide for fiber-to-chip coupling have reached a coupling loss of only 0.66 dB [16]. These improvements reduce both insertion loss for data and clock signal, and the required label power to drive the MIPS.

Next to improving the passive components, also the fabrication of the MIPS can be optimized. By further reducing the width of the devices from 1 µm to 700 nm, the amount of power required to pump the device can be reduced by 30%, while the confinement of light in the active region and therefore device operation remains nearly the same. High CW gain in devices with in-well optical pumping [17] suggests furthermore that improved epitaxy and processing of the MIPS should allow us to generate gain in the devices. To that end, we are currently exploring sulfur passivation techniques [18] to increase the carrier lifetime of the devices, which would reduce both power consumption and heating, the probable cause for the lack of gain [19].
To quantify the possible performance of an improved device, a simulation was performed. For the passive components the characterization results from [14-16] were used. For the MIPS, the device simulation was performed using a previously developed simulation engine [10]. To account for the improved passivation a carrier lifetime of 1.5 ns was assumed [20]. In [10] the measured absorption was fitted to extract the quantum well response as a function of carrier density. However, because of an anticipated reduced heating of the device, this data is not valid anymore, and is therefore replaced by a numerically simulated quantum well response at 300 K, using the method as described in [21].

In Fig. 15 the simulated switch response of a 1x4 switch with 150 µm long MIPS devices can be seen under two pumping conditions. From this it can be seen that device performance is much better: the MIPS is already bleached at a clock (1610 nm, grey) signal through an optimized design with a label at 1480 nm (solid lines) and 1360 nm (dashed lines). As a reference, also the accumulated loss of the passives at 1550 nm is shown, and the loss at 1550 nm in the case a simple passive splitter tree would be used.

![Fig. 15. Simulated transmission of a data (1550 nm, black) and clock (1610 nm, grey) signal through an optimized design with a label at 1480 nm (solid lines) and 1360 nm (dashed lines).](image_url)

To quantify the possible performance of an improved device, a simulation was performed. For the passive components the characterization results from [14-16] were used. For the MIPS, the device simulation was performed using a previously developed simulation engine [10]. To account for the improved passivation a carrier lifetime of 1.5 ns was assumed [20]. In [10] the measured absorption was fitted to extract the quantum well response as a function of carrier density. However, because of an anticipated reduced heating of the device, this data is not valid anymore, and is therefore replaced by a numerically simulated quantum well response at 300 K, using the method as described in [21].

In Fig. 15 the simulated switch response of a 1x4 switch with 150 µm long MIPS devices can be seen under two pumping conditions. From this it can be seen that device performance is much better: the MIPS is already bleached at an off-chip label power of 0 dBm, while for a higher power the gain that can be achieved is therefore replaced by a numerically simulated quantum well response at 300 K, using the method as described in [21].

In Fig. 15 the simulated switch response of a 1x4 switch with 150 µm long MIPS devices can be seen under two pumping conditions. From this it can be seen that device performance is much better: the MIPS is already bleached at an off-chip label power of 0 dBm, while for a higher power the gain that can be achieved is therefore replaced by a numerically simulated quantum well response at 300 K, using the method as described in [21].

In Fig. 15 the simulated switch response of a 1x4 switch with 150 µm long MIPS devices can be seen under two pumping conditions. From this it can be seen that device performance is much better: the MIPS is already bleached at an off-chip label power of 0 dBm, while for a higher power the gain that can be achieved is therefore replaced by a numerically simulated quantum well response at 300 K, using the method as described in [21].

In Fig. 15 the simulated switch response of a 1x4 switch with 150 µm long MIPS devices can be seen under two pumping conditions. From this it can be seen that device performance is much better: the MIPS is already bleached at an off-chip label power of 0 dBm, while for a higher power the gain that can be achieved is therefore replaced by a numerically simulated quantum well response at 300 K, using the method as described in [21].

V. CONCLUSION

We have demonstrated an all-optical 1x4 reconfigurable remote node switch, based on the integration of the MIPS in a broadcast-and-select architecture implemented in a SOI circuit. It was shown that an ER of more than 25 dB could be achieved and that furthermore for CW labels data could be sent without power penalty at the receiver. Furthermore, we have shown that the inherent transparency for longer wavelengths of the MIPS can be useful to allow broadcasting of signals along the network, without the need for optical control. This was demonstrated by sending a clock signal through a network link, allowing for data detection without needing clock recovery. Such a broadcasting possibility could also be useful to provide backwards compatibility with OLTS and ONUs configured for PON operation.

The fabricated chips suffered from considerable insertion losses, which complicated the experiments presented in this paper. However, we have shown that optimization of passives and MIPS fabrication would lead to much better device characteristics.

REFERENCES