Advanced search
1 file | 207.14 KB

Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAS

Karel Heyse (UGent) , Tom Davidson (UGent) , Elias Vansteenkiste (UGent) , Karel Bruneel (UGent) and Dirk Stroobandt (UGent)
Author
Organization
Abstract
Fine grained Field Programmable Gate Arrays (FPGA) are complex to program and therefore suffer from high development costs. To solve this problem, Virtual Coarse Grained Reconfigurable Arrays (Virtual CGRA), or CGRAs implemented on FPGAs, have been proposed. Conventional implementations of VCGRAs use functional FPGA resources, such as LookUp Tables, to implement the virtual switch blocks, registers and other components that make the VCGRA configurable. We show that this is a large overhead that can often be avoided by mapping these components directly on lower level FPGA resources such as physical switch blocks and configuration memory. We show how this can be achieved using the tool flow for parameterised FPGA configurations and illustrate the advantages of this method by showing that an area reduction of 50% is attainable for a VCGRA aimed at regular expression matching.
Keywords
field programmable gate arrays, virtual coarse grained reconfigurable arrays, reconfigurable architectures

Downloads

  • (...).pdf
    • full text
    • |
    • UGent only
    • |
    • PDF
    • |
    • 207.14 KB

Citation

Please use this url to cite or link to this publication:

Chicago
Heyse, Karel, Tom Davidson, Elias Vansteenkiste, Karel Bruneel, and Dirk Stroobandt. 2013. “Efficient Implementation of Virtual Coarse Grained Reconfigurable Arrays on FPGAS.” In International Conference on Field Programmable and Logic Applications, ed. JMP Cardoso, K Morrow, and PC Diniz , 1–8. Piscataway, NJ, USA: IEEE.
APA
Heyse, K., Davidson, T., Vansteenkiste, E., Bruneel, K., & Stroobandt, D. (2013). Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAS. In JMP Cardoso, K. Morrow, & P. Diniz (Eds.), International Conference on Field Programmable and Logic Applications (pp. 1–8). Presented at the 23rd International Conference on Field Programmable Logic and Applications (FPL 2013), Piscataway, NJ, USA: IEEE.
Vancouver
1.
Heyse K, Davidson T, Vansteenkiste E, Bruneel K, Stroobandt D. Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAS. In: Cardoso J, Morrow K, Diniz P, editors. International Conference on Field Programmable and Logic Applications. Piscataway, NJ, USA: IEEE; 2013. p. 1–8.
MLA
Heyse, Karel, Tom Davidson, Elias Vansteenkiste, et al. “Efficient Implementation of Virtual Coarse Grained Reconfigurable Arrays on FPGAS.” International Conference on Field Programmable and Logic Applications. Ed. JMP Cardoso, K Morrow, & PC Diniz . Piscataway, NJ, USA: IEEE, 2013. 1–8. Print.
@inproceedings{4199215,
  abstract     = {Fine grained Field Programmable Gate Arrays (FPGA) are complex to program and therefore suffer from high development costs. To solve this problem, Virtual Coarse Grained Reconfigurable Arrays (Virtual CGRA), or CGRAs implemented on FPGAs, have been proposed. Conventional implementations of VCGRAs use functional FPGA resources, such as LookUp Tables, to implement the virtual switch blocks, registers and other components that make the VCGRA configurable. We show that this is a large overhead that can often be avoided by mapping these components directly on lower level FPGA resources such as physical switch blocks and configuration memory. We show how this can be achieved using the tool flow for parameterised FPGA configurations and illustrate the advantages of this method by showing that an area reduction of 50\% is attainable for a VCGRA aimed at regular expression matching.},
  author       = {Heyse, Karel and Davidson, Tom and Vansteenkiste, Elias and Bruneel, Karel and Stroobandt, Dirk},
  booktitle    = {International Conference on Field Programmable and Logic Applications},
  editor       = {Cardoso, JMP and Morrow, K and Diniz , PC },
  isbn         = {9781479900046},
  issn         = {1946-1488},
  language     = {eng},
  location     = {Porto, Portugal},
  pages        = {1--8},
  publisher    = {IEEE},
  title        = {Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAS},
  url          = {http://dx.doi.org/10.1109/FPL.2013.6645516},
  year         = {2013},
}

Altmetric
View in Altmetric
Web of Science
Times cited: