Advanced search
1 file | 369.39 KB Add to list

Hands-on tutorial: coarse-grained reconfigurable architectures-compilation and exploration

Author
Organization
Abstract
CGRAs consist of an array of a large number of functional units (FUs) interconnected by a mesh style network. Register files are distributed throughout the CGRAs to hold temporary values and are accessible only by a subset of FUs. The FUs can execute common word-level operations, including addition, subtraction, and multiplication. CGRA processors accelerate inner loops of applications by exploiting instruction level parallelism (ILP) and in some cases also data-level and task-level parallelism (DLP & TLP). The aim of this tutorial is to give insight in CGRA architectures, their compilation techniques, and to experience first hand how to do source code mapping on a CGRA. Therefore the tutorial consists of presentations as well as a hands-on session.
Keywords
CGRA, reconfigurable architecture, source code mapping, compiler

Downloads

  • p575-vanderaa.pdf
    • full text
    • |
    • open access
    • |
    • PDF
    • |
    • 369.39 KB

Citation

Please use this url to cite or link to this publication:

MLA
Vander AA, Tom, and Panagiotis Theocharis. “Hands-on Tutorial: Coarse-grained Reconfigurable Architectures-compilation and Exploration.” CODES+ISSS  ’12 Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis. ACM New York, NY, USA, 2012. 575–576. Print.
APA
Vander AA, T., & Theocharis, P. (2012). Hands-on tutorial: coarse-grained reconfigurable architectures-compilation and exploration. CODES+ISSS  ’12 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis (pp. 575–576). Presented at the ESWEEK Embedded Systems Week, ACM New York, NY, USA.
Chicago author-date
Vander AA, Tom, and Panagiotis Theocharis. 2012. “Hands-on Tutorial: Coarse-grained Reconfigurable Architectures-compilation and Exploration.” In CODES+ISSS  ’12 Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, 575–576. ACM New York, NY, USA.
Chicago author-date (all authors)
Vander AA, Tom, and Panagiotis Theocharis. 2012. “Hands-on Tutorial: Coarse-grained Reconfigurable Architectures-compilation and Exploration.” In CODES+ISSS  ’12 Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, 575–576. ACM New York, NY, USA.
Vancouver
1.
Vander AA T, Theocharis P. Hands-on tutorial: coarse-grained reconfigurable architectures-compilation and exploration. CODES+ISSS  ’12 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis. ACM New York, NY, USA; 2012. p. 575–6.
IEEE
[1]
T. Vander AA and P. Theocharis, “Hands-on tutorial: coarse-grained reconfigurable architectures-compilation and exploration,” in CODES+ISSS ’12 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, Tampere, Finland, 2012, pp. 575–576.
@inproceedings{4083451,
  abstract     = {CGRAs consist of an array of a large number of functional units (FUs) interconnected by a mesh style network. Register files are distributed throughout the CGRAs to hold temporary values and are accessible only by a subset of FUs. The FUs can execute common word-level operations, including addition, subtraction, and multiplication. CGRA processors accelerate inner loops of applications by exploiting instruction level parallelism (ILP) and in some cases also data-level and task-level parallelism (DLP & TLP). The aim of this tutorial is to give insight in CGRA architectures, their compilation techniques, and to experience first hand how to do source code mapping on a CGRA. Therefore the tutorial consists of presentations as well as a hands-on session.},
  author       = {Vander AA, Tom and Theocharis, Panagiotis},
  booktitle    = {CODES+ISSS '12 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis},
  isbn         = {9781450314268},
  keywords     = {CGRA,reconfigurable architecture,source code mapping,compiler},
  language     = {eng},
  location     = {Tampere, Finland},
  pages        = {575--576},
  publisher    = {ACM New York, NY, USA},
  title        = {Hands-on tutorial: coarse-grained reconfigurable architectures-compilation and exploration},
  url          = {http://dx.doi.org/10.1145/2380445.2380533},
  year         = {2012},
}

Altmetric
View in Altmetric