

# 8e UGent - FirW

# DOCTORAATSSYMPIOSIUM

woensdag 5 december 2007 | 14h00 | Het Pand | Onderbergen 1 | 9000 Gent



107	<b>Intelligent Context Management in Context-Aware Environments</b> Saar De Zutter	102
108	<b>Development of a General Lossy Transmission Line Model</b> Thomas Demeester	102
109	<b>Hardware Accelerated Network Processors</b> Pieter Demuytere and Xing-Zhi Qiu	103
110	<b>An Analytical Model for Superscalar Out-of-Order Processors</b> Stijn Eyerman and Lieven Eeckhout	103
111	<b>Passive matrix display driving in a mobile multimedia communication network environment</b> San Lam	104
112	<b>Dynamic complexity coding: combining predictive and distributed video coding</b> Stefaan Mys, Jürgen Slowack and Jozef Skorupa	104
113	<b>Combined bit rate and frame rate reduction for H.264/AVC video streams</b> Stijn Notebaert and Jan De Cock	105
114	<b>Decoding H.264/AVC Bitstreams using Direct3D and NVIDIA CUDA</b> Bart Pieters	105
115	<b>Dependency channel model for transform domain Wyner-Ziv coding</b> Jozef Skorupa, Stefaan Mys and Jürgen Slowack	106
116	<b>Mapping of Quantization Indices to Bit Strings in Distributed Video Coding</b> Jürgen Slowack, Jozef Skorupa and Stefaan Mys	106
117	<b>MuMiVA: Multimedia Delivery using Format-agnostic, XML-driven Content Adaptation</b> Davy Van Deursen	107
118	<b>Enriched Media Production through Virtual Modeling of Workflow Metadata</b> Dieter Van Rijsselbergen	107
119	<b>Spectral interference study of WiFi on wireless sensor networks</b> Frank Vanheel	108

## Hardware Accelerated Network Processors

Pieter Demuytere and Xing-Zhi Qiu

Supervisor(s): Jan Vandewege

As the bandwidth in computer networks is increasing more and more, network equipment struggles to process the millions of packets per second in a deterministic manner. We present a heterogenic setup of both a processor and dedicated hardware tackling this throughput issue. Using a mixed setup, the microprocessor can leave the high rate data plane processing to the dedicated hardware while handling the complex management itself. This split-up

clearly has its advantages, but also comes with some drawbacks such as the limited interface between the two parts. The data plane processing block consists of C-programmable cores and dedicated hardware blocks. By combining pipelining and parallelism, a scalable and flexible data plane architecture is developed. Implemented in FPGA, the architecture can handle a throughput of at least 20 million Ethernet packets per second.

110

## An Analytical Model for Superscalar Out-of-Order Processors

Stijn Eyerman and Lieven Eeckhout

Supervisor(s): Koen De Bosschere

Software simulations can estimate the performance of a newly designed, but not yet built, processor. They can be used to optimize the new processor's performance in a very early design stage. But simulations are extremely slow and are not useful for exploring large design spaces and multiple workloads. They also output raw numbers that don't provide enough insight into the processor's performance for the designer. Therefore we developed an analytical processor performance model, that not only predicts performance much

faster than simulation, but also gives insight into how different events impact processor performance, and what the most efficient sizes are for different processor components. Starting from a fast analysis of the workload that has to be executed on the processor, we use interval analysis to predict performance and provide useful insights. The model can also be included in the hardware, to produce accurate performance characteristics for compiler and software builders.