Silicon-on-Insulator Polarization Rotator Based on a Symmetry Breaking Silicon Overlay

Diedrik Vermeulen, Student Member, IEEE, Shankar Selvaraja, Member, IEEE, Peter Verheyen, Philippe Absil, Wim Bogaerts, Member, IEEE, Dries Van Thourhout, Member, IEEE, and Gunther Roels, Member, IEEE

Abstract—We demonstrate a polarization rotator fabricated using a 4 etch-step complementary metal–oxide–semiconductor (CMOS)-compatible process including layer deposition on a silicon-on-insulator wafer. The measured polarization rotation efficiency is $-0.51 \text{ dB}$ over a wavelength range of 80 nm. A robustness investigation shows that the design is compatible with CMOS fabrication capabilities.

Index Terms—Polarization rotator, silicon-on-insulator (SOI).

I. INTRODUCTION

SILICON-ON-INSULATOR (SOI) photonic integrated circuits (PICs) are rapidly becoming a key technology for low-cost and high-volume oriented photonic applications. By organizing Multi Project Wafer (MPW) shuttles silicon PIC prototyping can be realized at an affordable cost while at the same time guaranteeing specifications comparable to Complementary Metal Oxide Semiconductor (CMOS) circuits. This fast-evolving model also allows the research community to focus on device and application ideas, design and characterization.

In the first stage of the Silicon Photonics era much research was focused on proof-of-concept circuits, solving the most stringent problems like fiber coupling and mimicking photonic devices developed on other platforms such as InP and polymer waveguide circuits. Nowadays, researchers are focusing on methods to optimize existing photonic components and on extending the set of photonic functionalities. Polarization independent functionalities are in most cases not an option due to the highly birefringent waveguides in high index contrast SOI waveguides. Polarization diversity on the other hand requires a broadband and efficient polarization rotator which remained until recently a missing link.

An early polarization diversity circuit [1] made use of 2-manuscripted grating fiber couplers which act as a fiber coupler, polarization splitter and polarization rotator at the same time. Unfortunately, their efficiency is rather low, around $-7 \text{ dB}$, and their 1-dB bandwidth is only 20 nm. Another polarization diversity circuit [2] uses an off-axis double core structure of a small silicon wire and large Si/N wire (0.84 $\mu \text{m} \times 0.84 \mu \text{m}$) as polarization rotator. Achieving such a high quality Si/N in a CMOS environment using Low Pressure Chemical Vapor Deposition (LPCVD) is not obvious. Furthermore, if the PIC contains electro-optic components or photodetectors, the implementation of such a structure is non-trivial. A mode-evolution-based polarization rotator was successfully demonstrated in [3], but with insertion losses up to 5 dB. Large core waveguides ($\sim 2 \mu \text{m}$) with angled sidewalls were investigated in [4]. An interesting development are polarization rotators based on asymmetrical directional couplers (5), [6]. These structures are very simple and require only a single etch step. However, the waveguide structure needs to be vertically asymmetrical to achieve coupling between both polarizations. In [7] a compact polarization rotator was proposed using a straight asymmetric shallow etch in a square strip waveguide configuration. In what follows we will elaborate on this report by experimentally demonstrating a slightly modified polarization rotator configuration and investigate the robustness of this structure. Furthermore, the fabrication process is exactly the same as for the highly efficient gratings couplers reported in [8], thereby permitting reintegration of both polarization rotators and high-efficiency gratings couplers.

II. DESIGN AND FABRICATION PROCESS

The complete fabrication process is done in a CMOS pilot line with 193 nm deep ultraviolet (DUV) lithography. First a 5 nm silicon oxide layer is thermally grown on a 200 nm SOI wafer with a buried oxide layer thickness of 2 $\mu \text{m}$ and a crystalline silicon layer thickness of 220 nm. In a second step an amorphous silicon layer of 160 nm is deposited and a deep etch is performed through the amorphous silicon and oxide layer reaching 70 nm into the crystalline silicon layer. This is used to define the slits of the high efficiency grating couplers. Next, the amorphous silicon is removed where necessary and the thermally grown oxide layer in the first step will now act as an etch stop layer in order to not affect the underlying crystalline silicon. A shallow etch of 70 nm in the 220 nm crystalline silicon layer is introduced to achieve low loss and robust spectral filter components. Finally, the waveguide trenches are defined by a 220 nm etch and the amorphous silicon is annealed after which it becomes polycrystalline silicon.
In Fig. 1 an artist’s impression is shown of a high-efficiency grating coupler and a polarization rotator, both compatible with the aforementioned process flow. The polarization rotator design is based on symmetry breaking of a waveguide with an almost square waveguide profile. An inverted taper, defined in the silicon overlay, is used as an adiabatic transition between a 450 nm wide Si waveguide with a height of 220 nm and an equally wide waveguide with a silicon overlay. This double patterned strip waveguide has a combined thickness of 380 nm and is formed by 220 nm crystalline silicon and a 160 nm polycrystalline silicon with 5 nm thermally grown silicon oxide in between. According to simulations the 100 nm wide tip of the inverted taper would introduce no loss and a 0.4 dB loss for TE- (Transverse Electric) and TM-polarized (Transverse Magnetic) light respectively. The actual polarization rotator is formed by a 405 nm wide waveguide with an asymmetrical overlay. For a fill factor of 75% for the silicon overlay, a TE or TM polarized fundamental mode couples equally to both 50% TE/TM polarized hybrid modes of the asymmetrical waveguide at the symmetric-asymmetric waveguide interface. After propagation over 7.6 μm, both asymmetrical hybridly polarized waveguide modes will couple to the fundamental TM mode in the output waveguide when a TE mode is launched (and vice versa when a TM mode is launched) at the asymmetric-asymmetric waveguide interface, thereby obtaining polarization conversion, see Fig. 2. The short conversion length is a consequence of the large difference in propagation constants of the two beating modes ($\beta_{TM} - \beta_{TE} = 10.12 \mu m^{-1} - 9.70 \mu m^{-1} = 0.42 \mu m^{-1}$) in the asymmetric waveguide and results in a large (>100 nm from simulation) polarization conversion optical bandwidth. SEM pictures of the fabricated polarization rotator are shown in Fig. 3(a) and 3(b).

III. MEASUREMENTS

The polarization rotators were characterized by means of grating couplers. These are highly polarization dependent structures and act as polarization filtering couplers with an extinction ratio of around 50 dB. The periods of the grating couplers were 630 nm and 1040 nm for coupling respectively TE- and TM-polarized light. First the inverted overlay tapers with a designed tip width of 100 nm were characterized by measuring the TE and TM insertion loss of a waveguide which is tapered to a strip waveguide with silicon overlay and back. The measured insertion loss for the inverted taper is smaller than 0.1 dB for both TE- and TM- polarized light which is explained by the reduced tip width of 50 nm of the fabricated device. The polarization rotators are characterized by measuring the TE to TM transmission $T_{TE\rightarrow TM}$, normalized with the reference measurements of the grating couplers. The TE to TM insertion loss is the sum of the intrinsic loss of the polarization rotator and the TE to TM transmission $T_{TE\rightarrow TM}$ (crosstalk). Simulations show that the insertion loss is very low, so we can assume that $T_{TE\rightarrow TE} = 1 - T_{TE\rightarrow TM}$ and that the polarization conversion efficiency (PCE), defined by $PCE = T_{TE\rightarrow TM}/(T_{TE\rightarrow TE} + T_{TE\rightarrow TM})$, equals $T_{TE\rightarrow TM}$. The measurement results of polarization rotators with a width W of 405 nm and fill factor FF of 75% are plotted in Fig. 4. The optimal structure has a length L between 6 μm and 7 μm, which is in relatively good agreement with our simulations where we found that the optimal length is 7.6 μm. The highest measured PCE is ~0.51 dB for a rotator length of 6 μm.

Furthermore, the high PCE was measured over a broad wavelength range of 80 nm, equal to the 3-dB bandwidth of the
IV. ROBUSTNESS

The robustness was assessed by scanning the critical parameter space of the fabricated polarization rotator ($W = 405 \, \text{nm}$, $FF = 75\%$, $L = 7 \, \mu\text{m}$) where the rotator length $L$ is kept constant. The cross in the robustness figures indicates the parameters of the fabricated polarization rotator with a simulated PCE of $95\%$ or $-0.22 \, \text{dB}$. In Fig. 5(a) the PCE is plotted versus the fill factor $FF$ and silicon overlay thickness. For a $-0.5 \, \text{dB}$ PCE penalty, the duty cycle may vary $\pm 5\%$ which translates into a mask alignment tolerance of $\pm 20 \, \text{nm}$. The silicon overlay thickness $-0.5 \, \text{dB}$ PCE tolerance is $+21 \, \text{nm}$ and $-15 \, \text{nm}$. Note that the etch depth is fixed in our case at exactly the silicon overlay thickness due to the $\text{SiO}_2$ etch stop layer (see Fig. 1) which attributes to the overall robustness of our component. Nonetheless, it introduces and extra $0.2 \, \text{dB}$ PCE penalty for a $5 \, \text{nm}$ thick silicon oxide etch stop layer. The PCE is plotted as a function of the waveguide width and fill factor in Fig. 5(b) and as a function of the overlay thickness and waveguide width in Fig. 5(c). The $-0.5 \, \text{dB}$ PCE tolerance is $+15 \, \text{nm}$ and $-21 \, \text{nm}$ for the waveguide width. These robustness specifications are compatible with CMOS fabrication capabilities.

V. CONCLUSION

We have experimentally realized a high efficiency and broadband integrated polarization rotator with a polarization conversion efficiency of $-0.51 \, \text{dB}$ over a bandwidth of $80 \, \text{nm}$. An advanced passive SOI 4 etch-stop process flow was used for the fabrication. With this process, 4 different layer thicknesses can be resolved and high-efficiency grating couplers using a silicon overlay could be integrated on the same optical chip. Furthermore, the accompanied extra design freedom offers an excellent tool to optimize other optical integrated components such as splitters, filters and optical interconnects. Additionally, we investigated the robustness and have shown that the design has $-0.5 \, \text{dB}$ PCE tolerances which are compatible with standard CMOS fabrication tolerances. The crosstalk is $-9.55 \, \text{dB}$ and could be easily improved by using a polarization splitter or filter, e.g. a directional coupler, MMI or sharp bend.

REFERENCES