Ghent University Academic Bibliography

Advanced

A 10Gb/s burst-mode TIA with on-chip reset/lock CM signaling detection and limiting amplifier with a 75ns settling time

Xin Yin UGent, Jasmien Put UGent, Jochen Verbrugghe UGent, Jan Gillis UGent, Xing-Zhi Qiu UGent, Johan Bauwelinck UGent, Jan Vandewege UGent, HG Krimmel and M Achouche (2012) 2012 IEEE International Solid-State Circuits Conference (ISSCC). p.416-418
abstract
Emerging symmetric 10Gb/s passive optical network (PON) systems aim at high network transmission efficiency by reducing the RX settling time that is needed for RX amplitude recovery in burst-mode (BM). A conventional AC-coupled BM- RX has an inherent tradeoff between short settling time and decision threshold droop, which makes an RX settling time shorter than 400ns hard to achieve. Some techniques have been developed to overcome this limitation, demonstrating a settling time of 150 to 200ns. Our previous work uses feed-forward automatic offset compensation (AOC) to achieve a response time as short as 25.6ns. However, a feed-forward scheme using peak detectors is intrinsically less accurate and results in relatively high power consumption. In this paper, we present a DC-coupled 10Gb/s BM-TIA and burst-mode limiting amplifier (BM- LA) chipset that uses a feedback type AOC circuit with switchable loop BW. This new technique is capable of removing input DC offset in less than 75ns, and offers continuous decision threshold tracking during payload, to cope with the maximum length of CID. The differential TIA output port senses a CM reset signal provided by the succeeding BM-LA, and activates an on-chip reset and lock function. This BM-LA also integrates auto reset/activity generation circuits providing the AOC BW switching signal, so that this time-critical signal is not required from the PON system.
Please use this url to cite or link to this publication:
author
organization
year
type
conference
publication status
published
subject
in
2012 IEEE International Solid-State Circuits Conference (ISSCC)
pages
416 - 418
publisher
IEEE
place of publication
Piscataway, NJ, USA
conference name
2012 IEEE International Solid-State Circuits Conference (ISSCC - 2012)
conference location
San Francisco, CA, USA
conference start
2012-02-19
conference end
2012-02-23
Web of Science type
Conference Paper
Web of Science id
12650607
ISBN
9781467303767
DOI
10.1109/ISSCC.2012.6177071
language
English
UGent publication?
yes
classification
C1
copyright statement
I have transferred the copyright for this publication to the publisher
id
2983890
handle
http://hdl.handle.net/1854/LU-2983890
date created
2012-09-10 10:20:33
date last changed
2012-09-12 15:22:50
@inproceedings{2983890,
  abstract     = {Emerging symmetric 10Gb/s passive optical network (PON) systems aim at high network transmission efficiency by reducing the RX settling time that is needed for RX amplitude recovery in burst-mode (BM). A conventional AC-coupled BM- RX has an inherent tradeoff between short settling time and decision threshold droop, which makes an RX settling time shorter than 400ns hard to achieve. Some techniques have been developed to overcome this limitation, demonstrating a settling time of 150 to 200ns. Our previous work uses feed-forward automatic offset compensation (AOC) to achieve a response time as short as 25.6ns. However, a feed-forward scheme using peak detectors is intrinsically less accurate and results in relatively high power consumption. In this paper, we present a DC-coupled 10Gb/s BM-TIA and burst-mode limiting amplifier (BM- LA) chipset that uses a feedback type AOC circuit with switchable loop BW. This new technique is capable of removing input DC offset in less than 75ns, and offers continuous decision threshold tracking during payload, to cope with the maximum length of CID. The differential TIA output port senses a CM reset signal provided by the succeeding BM-LA, and activates an on-chip reset and lock function. This BM-LA also integrates auto reset/activity generation circuits providing the AOC BW switching signal, so that this time-critical signal is not required from the PON system.},
  author       = {Yin, Xin and Put, Jasmien and Verbrugghe, Jochen and Gillis, Jan and Qiu, Xing-Zhi and Bauwelinck, Johan and Vandewege, Jan and Krimmel, HG and Achouche, M},
  booktitle    = {2012 IEEE International Solid-State Circuits Conference (ISSCC)},
  isbn         = {9781467303767},
  language     = {eng},
  location     = {San Francisco, CA, USA},
  pages        = {416--418},
  publisher    = {IEEE},
  title        = {A 10Gb/s burst-mode TIA with on-chip reset/lock CM signaling detection and limiting amplifier with a 75ns settling time},
  url          = {http://dx.doi.org/10.1109/ISSCC.2012.6177071},
  year         = {2012},
}

Chicago
Yin, Xin, Jasmien Put, Jochen Verbrugghe, Jan Gillis, Xing-Zhi Qiu, Johan Bauwelinck, Jan Vandewege, HG Krimmel, and M Achouche. 2012. “A 10Gb/s Burst-mode TIA with On-chip Reset/lock CM Signaling Detection and Limiting Amplifier with a 75ns Settling Time.” In 2012 IEEE International Solid-State Circuits Conference (ISSCC), 416–418. Piscataway, NJ, USA: IEEE.
APA
Yin, X., Put, J., Verbrugghe, J., Gillis, J., Qiu, X.-Z., Bauwelinck, J., Vandewege, J., et al. (2012). A 10Gb/s burst-mode TIA with on-chip reset/lock CM signaling detection and limiting amplifier with a 75ns settling time. 2012 IEEE International Solid-State Circuits Conference (ISSCC) (pp. 416–418). Presented at the 2012 IEEE International Solid-State Circuits Conference (ISSCC - 2012), Piscataway, NJ, USA: IEEE.
Vancouver
1.
Yin X, Put J, Verbrugghe J, Gillis J, Qiu X-Z, Bauwelinck J, et al. A 10Gb/s burst-mode TIA with on-chip reset/lock CM signaling detection and limiting amplifier with a 75ns settling time. 2012 IEEE International Solid-State Circuits Conference (ISSCC). Piscataway, NJ, USA: IEEE; 2012. p. 416–8.
MLA
Yin, Xin, Jasmien Put, Jochen Verbrugghe, et al. “A 10Gb/s Burst-mode TIA with On-chip Reset/lock CM Signaling Detection and Limiting Amplifier with a 75ns Settling Time.” 2012 IEEE International Solid-State Circuits Conference (ISSCC). Piscataway, NJ, USA: IEEE, 2012. 416–418. Print.