Advanced search
1 file | 305.82 KB

Automating reconfiguration chain generation for SRL-based run-time reconfiguration

Karel Heyse (UGent) , Brahim Al Farisi (UGent) , Karel Bruneel (UGent) and Dirk Stroobandt (UGent)
Author
Organization
Abstract
Run-time reconfiguration (RTR) of FPGAs is mainly done using the configuration interface. However, for a certain group of designs, RTR using the shift register functionality of the LUTs is a much faster alternative than conventional RTR using the ICAP. This method requires the creation of reconfiguration chains connecting the run-time reconfigurable LUTs (SRL). In this paper, we develop and evaluate a method to generate these reconfiguration chains in an automated way so that their influence on the RTR design is minimised and the reconfiguration time is optimised. We do this by solving a constrained multiple travelling salesman problem (mTSP) based on the placement information of the run-time reconfigurable LUTs. An algorithm based on simulated annealing was developed to solve this new constrained mTSP. We show that using the proposed method, reconfiguration chains can be added with minimal influence on the clock frequency of the original design.
Keywords
Tuneable LUT Circuit, Run-Time Reconfiguration, FPGA, Shift-Register-LUT, SRL, Simulated Annealing, Multiple Travelling Salesman Problem

Downloads

  • arc-2012 srl.pdf
    • full text
    • |
    • open access
    • |
    • PDF
    • |
    • 305.82 KB

Citation

Please use this url to cite or link to this publication:

Chicago
Heyse, Karel, Brahim Al Farisi, Karel Bruneel, and Dirk Stroobandt. 2012. “Automating Reconfiguration Chain Generation for SRL-based Run-time Reconfiguration.” In Lecture Notes in Computer Science, ed. Oliver CS Choy, Ray CC Cheung, Peter Athanas, and Kentaro Sano, 7199:1–12. Berlin, Germany: Springer.
APA
Heyse, K., Al Farisi, B., Bruneel, K., & Stroobandt, D. (2012). Automating reconfiguration chain generation for SRL-based run-time reconfiguration. In O. C. Choy, R. C. Cheung, P. Athanas, & K. Sano (Eds.), LECTURE NOTES IN COMPUTER SCIENCE (Vol. 7199, pp. 1–12). Presented at the 8th International Symposium on Applied Reconfigurable Computing (ARC - 2012), Berlin, Germany: Springer.
Vancouver
1.
Heyse K, Al Farisi B, Bruneel K, Stroobandt D. Automating reconfiguration chain generation for SRL-based run-time reconfiguration. In: Choy OC, Cheung RC, Athanas P, Sano K, editors. LECTURE NOTES IN COMPUTER SCIENCE. Berlin, Germany: Springer; 2012. p. 1–12.
MLA
Heyse, Karel, Brahim Al Farisi, Karel Bruneel, et al. “Automating Reconfiguration Chain Generation for SRL-based Run-time Reconfiguration.” Lecture Notes in Computer Science. Ed. Oliver CS Choy et al. Vol. 7199. Berlin, Germany: Springer, 2012. 1–12. Print.
@inproceedings{2080416,
  abstract     = {Run-time reconfiguration (RTR) of FPGAs is mainly done using the configuration interface. However, for a certain group of designs, RTR using the shift register functionality of the LUTs is a much faster alternative than conventional RTR using the ICAP. This method requires the creation of reconfiguration chains connecting the run-time reconfigurable LUTs (SRL). In this paper, we develop and evaluate a method to generate these reconfiguration chains in an automated way so that their influence on the RTR design is minimised and the reconfiguration time is optimised. We do this by solving a constrained multiple travelling salesman problem (mTSP) based on the placement information of the run-time reconfigurable LUTs. An algorithm based on simulated annealing was developed to solve this new constrained mTSP. We show that using the proposed method, reconfiguration chains can be added with minimal influence on the clock frequency of the original design.},
  articleno    = {1},
  author       = {Heyse, Karel and Al Farisi, Brahim and Bruneel, Karel and Stroobandt, Dirk},
  booktitle    = {LECTURE NOTES IN COMPUTER SCIENCE},
  editor       = {Choy, Oliver CS and Cheung, Ray CC and Athanas, Peter and Sano, Kentaro},
  issn         = {0302-9743},
  keyword      = {Tuneable LUT Circuit,Run-Time Reconfiguration,FPGA,Shift-Register-LUT,SRL,Simulated Annealing,Multiple Travelling Salesman Problem},
  language     = {eng},
  location     = {Hong Kong, China},
  pages        = {1:1--1:12},
  publisher    = {Springer},
  title        = {Automating reconfiguration chain generation for SRL-based run-time reconfiguration},
  url          = {http://dx.doi.org/10.1007/978-3-642-28365-9\_1},
  volume       = {7199},
  year         = {2012},
}

Altmetric
View in Altmetric