Advanced search
1 file | 220.93 KB Add to list

Embedding functional simulators in compilers for debugging and profiling

Author
Organization
Abstract
In embedded systems, achieving good performances for signal processing applications is crucial for power management. Good compilation is required to have maximal use of the available processing capabilities. Compiling for communication-exposed architectures such as ADRES, TRIPS and Wavescalar is however a complex task. Dataflow graphs are mapped on execution unit grids in order to increase the instruction-level parallelism while minimizing communication. Complex algorithms and the large number of code optimizations make debugging hard for the developer. Moreover, iterative approaches are used to optimize the compiled code quality. This paper proposes to embed functional simulators in compilers in order to enable debugging and profiling-driven iterative compilation. Debugging of optimization passes is achieved by means of functional simulators, running the original code and the transformed code. Intermediate and output values results comparison allows to verify the correctness of the optimization pass. Using embedded simulators also allows to extract code and execution characteristics convenient for iterative compilation. We present the mechanisms required to control those simulators. A case study based on the TRIPS processor demonstrates the usefulness of our approach.
Keywords
profiling, simulation, embedded systems, compiler, debug

Downloads

  • (...).pdf
    • full text
    • |
    • UGent only
    • |
    • PDF
    • |
    • 220.93 KB

Citation

Please use this url to cite or link to this publication:

MLA
Delavallee, Thibault, Philippe Manet, Hans Vandierendonck, et al. “Embedding Functional Simulators in Compilers for Debugging and Profiling.” Faible Tension Faible Consommation (FTFC - 2011). Piscataway, NJ, USA: IEEE, 2011. 55–58. Print.
APA
Delavallee, T., Manet, P., Vandierendonck, H., & Legat, J.-D. (2011). Embedding functional simulators in compilers for debugging and profiling. Faible Tension Faible Consommation (FTFC - 2011) (pp. 55–58). Presented at the Faible Tension Faible Consommation (FTFC - 2011), Piscataway, NJ, USA: IEEE.
Chicago author-date
Delavallee, Thibault, Philippe Manet, Hans Vandierendonck, and Jean-Didier Legat. 2011. “Embedding Functional Simulators in Compilers for Debugging and Profiling.” In Faible Tension Faible Consommation (FTFC - 2011), 55–58. Piscataway, NJ, USA: IEEE.
Chicago author-date (all authors)
Delavallee, Thibault, Philippe Manet, Hans Vandierendonck, and Jean-Didier Legat. 2011. “Embedding Functional Simulators in Compilers for Debugging and Profiling.” In Faible Tension Faible Consommation (FTFC - 2011), 55–58. Piscataway, NJ, USA: IEEE.
Vancouver
1.
Delavallee T, Manet P, Vandierendonck H, Legat J-D. Embedding functional simulators in compilers for debugging and profiling. Faible Tension Faible Consommation (FTFC - 2011). Piscataway, NJ, USA: IEEE; 2011. p. 55–8.
IEEE
[1]
T. Delavallee, P. Manet, H. Vandierendonck, and J.-D. Legat, “Embedding functional simulators in compilers for debugging and profiling,” in Faible Tension Faible Consommation (FTFC - 2011), Marrakech, Morocco, 2011, pp. 55–58.
@inproceedings{1864658,
  abstract     = {In embedded systems, achieving good performances for signal processing applications is crucial for power management. Good compilation is required to have maximal use of the available processing capabilities. Compiling for communication-exposed architectures such as ADRES, TRIPS and Wavescalar is however a complex task. Dataflow graphs are mapped on execution unit grids in order to increase the instruction-level parallelism while minimizing communication. Complex algorithms and the large number of code optimizations make debugging hard for the developer. Moreover, iterative approaches are used to optimize the compiled code quality. This paper proposes to embed functional simulators in compilers in order to enable debugging and profiling-driven iterative compilation. Debugging of optimization passes is achieved by means of functional simulators, running the original code and the transformed code. Intermediate and output values results comparison allows to verify the correctness of the optimization pass. Using embedded simulators also allows to extract code and execution characteristics convenient for iterative compilation. We present the mechanisms required to control those simulators. A case study based on the TRIPS processor demonstrates the usefulness of our approach.},
  articleno    = {12109452},
  author       = {Delavallee, Thibault and Manet, Philippe and Vandierendonck, Hans and Legat, Jean-Didier},
  booktitle    = {Faible Tension Faible Consommation (FTFC - 2011)},
  isbn         = {9781612846460},
  keywords     = {profiling,simulation,embedded systems,compiler,debug},
  language     = {eng},
  location     = {Marrakech, Morocco},
  pages        = {12109452:55--12109452:58},
  publisher    = {IEEE},
  title        = {Embedding functional simulators in compilers for debugging and profiling},
  url          = {http://dx.doi.org/10.1109/FTFC.2011.5948917},
  year         = {2011},
}

Altmetric
View in Altmetric
Web of Science
Times cited: