Ghent University Academic Bibliography

Advanced

A 5.8mW 72 dB ΣΔ-modulator ADC with 1.8MHz BW in 130nm CMOS

Maarten De Bock and Pieter Rombouts UGent (2010) 13th IEEJ international analog VLSI workshop (AVLSIWS - 2010), Proceedings. p.87-90
abstract
A double-sampling split ΣΔ-modulation ADC with bilinear integrators and a 7-level quantizer is presented. It achieves third order noise shaping with a second order modulator through quantization noise-coupling. The modulator is integrated in a 130nm CMOS technology. For a clock frequency of 36MHz and an oversampling ratio of 20 (1.8MHz signal bandwidth), it achieves 72 dB DR and 68 dB SNR. The prototype consumes 5.8mW from a 1.2V voltage supply.
Please use this url to cite or link to this publication:
author
organization
year
type
conference
publication status
published
subject
keyword
Analog-to-digital converters, 130nm CMOS technology, ΣΔ-modulation, noise-coupling, double sampling
in
13th IEEJ international analog VLSI workshop (AVLSIWS - 2010), Proceedings
pages
87 - 90
publisher
IEEE
place of publication
New York, NY, USA
conference name
13th IEEJ International Analog VLSI Workshop (AVLSIWS - 2010)
conference location
Pavia, Italy
conference start
2010-09-08
conference end
2010-09-10
language
English
UGent publication?
yes
classification
C1
copyright statement
I have transferred the copyright for this publication to the publisher
id
1176812
handle
http://hdl.handle.net/1854/LU-1176812
date created
2011-02-28 16:34:43
date last changed
2017-01-02 09:52:34
@inproceedings{1176812,
  abstract     = {A double-sampling split \ensuremath{\Sigma}\ensuremath{\Delta}-modulation ADC with bilinear integrators and a 7-level quantizer is presented. It achieves third order noise shaping with a second order modulator through quantization noise-coupling. The modulator is integrated in a 130nm CMOS technology. For a clock frequency of 36MHz and an oversampling ratio of 20 (1.8MHz signal bandwidth), it achieves 72 dB DR and 68 dB SNR. The prototype consumes 5.8mW from a 1.2V voltage supply.},
  author       = {De Bock, Maarten and Rombouts, Pieter},
  booktitle    = {13th IEEJ international analog VLSI workshop (AVLSIWS - 2010), Proceedings},
  keyword      = {Analog-to-digital converters,130nm CMOS technology,\ensuremath{\Sigma}\ensuremath{\Delta}-modulation,noise-coupling,double sampling},
  language     = {eng},
  location     = {Pavia, Italy},
  pages        = {87--90},
  publisher    = {IEEE},
  title        = {A 5.8mW 72 dB \ensuremath{\Sigma}\ensuremath{\Delta}-modulator ADC with 1.8MHz BW in 130nm CMOS},
  year         = {2010},
}

Chicago
De Bock, Maarten, and Pieter Rombouts. 2010. “A 5.8mW 72 dB ΣΔ-modulator ADC with 1.8MHz BW in 130nm CMOS.” In 13th IEEJ International Analog VLSI Workshop (AVLSIWS - 2010), Proceedings, 87–90. New York, NY, USA: IEEE.
APA
De Bock, Maarten, & Rombouts, P. (2010). A 5.8mW 72 dB ΣΔ-modulator ADC with 1.8MHz BW in 130nm CMOS. 13th IEEJ international analog VLSI workshop (AVLSIWS - 2010), Proceedings (pp. 87–90). Presented at the 13th IEEJ International Analog VLSI Workshop (AVLSIWS - 2010), New York, NY, USA: IEEE.
Vancouver
1.
De Bock M, Rombouts P. A 5.8mW 72 dB ΣΔ-modulator ADC with 1.8MHz BW in 130nm CMOS. 13th IEEJ international analog VLSI workshop (AVLSIWS - 2010), Proceedings. New York, NY, USA: IEEE; 2010. p. 87–90.
MLA
De Bock, Maarten, and Pieter Rombouts. “A 5.8mW 72 dB ΣΔ-modulator ADC with 1.8MHz BW in 130nm CMOS.” 13th IEEJ International Analog VLSI Workshop (AVLSIWS - 2010), Proceedings. New York, NY, USA: IEEE, 2010. 87–90. Print.