First-order hold DAC reconstruction filtering for efficient image rejection
- Author
- Robbe Riem, Tobias Cromheecke (UGent) , Johan Raman (UGent) and Pieter Rombouts (UGent)
- Organization
- Abstract
- When converting a signal from the digital domain into the analog domain through a digital-to-analog converter (DAC), spurious image components appear in the DAC output signal. In the typical case where the DAC uses a zero-order-hold (non-return-to-zero) pulse, these images are only attenuated by a sine filter. In this work we present a technique to implement an analog first-order-hold filter to greatly improve the image rejection of the DAC output signal. After deriving the architecture on the system level, an actual transistor level circuit is designed in 180 nm CMOS for a sampling frequency of 300 MHz. This circuit is evaluated through extensive simulations and it is found that its image rejection ratio is 20 dB better than the conventional zero-order-hold and 10-dB better than a 1st-order lowpass. Instead its performance is close to that of a 2nd-order lowpass filter.
- Keywords
- FOH reconstruction filter, in-the-Ioop sampling amplifier (ILSA), image, suppression, signal-to-image ratio (SIMR)
Downloads
-
(...).pdf
- full text (Published version)
- |
- UGent only
- |
- |
- 3.02 MB
Citation
Please use this url to cite or link to this publication: http://hdl.handle.net/1854/LU-01GTMF7JQ8A0XSDQD6XMT1VZ0S
- MLA
- Riem, Robbe, et al. “First-Order Hold DAC Reconstruction Filtering for Efficient Image Rejection.” 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), IEEE, 2022, doi:10.1109/ICECS202256217.2022.9970884.
- APA
- Riem, R., Cromheecke, T., Raman, J., & Rombouts, P. (2022). First-order hold DAC reconstruction filtering for efficient image rejection. 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022). Presented at the 29th IEEE International Conference on Electronics, Circuits and Systems (IEEE ICECS), Glasgow, Scotland. https://doi.org/10.1109/ICECS202256217.2022.9970884
- Chicago author-date
- Riem, Robbe, Tobias Cromheecke, Johan Raman, and Pieter Rombouts. 2022. “First-Order Hold DAC Reconstruction Filtering for Efficient Image Rejection.” In 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022). IEEE. https://doi.org/10.1109/ICECS202256217.2022.9970884.
- Chicago author-date (all authors)
- Riem, Robbe, Tobias Cromheecke, Johan Raman, and Pieter Rombouts. 2022. “First-Order Hold DAC Reconstruction Filtering for Efficient Image Rejection.” In 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022). IEEE. doi:10.1109/ICECS202256217.2022.9970884.
- Vancouver
- 1.Riem R, Cromheecke T, Raman J, Rombouts P. First-order hold DAC reconstruction filtering for efficient image rejection. In: 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022). IEEE; 2022.
- IEEE
- [1]R. Riem, T. Cromheecke, J. Raman, and P. Rombouts, “First-order hold DAC reconstruction filtering for efficient image rejection,” in 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), Glasgow, Scotland, 2022.
@inproceedings{01GTMF7JQ8A0XSDQD6XMT1VZ0S,
abstract = {{When converting a signal from the digital domain into the analog domain through a digital-to-analog converter (DAC), spurious image components appear in the DAC output signal. In the typical case where the DAC uses a zero-order-hold (non-return-to-zero) pulse, these images are only attenuated by a sine filter.
In this work we present a technique to implement an analog first-order-hold filter to greatly improve the image rejection of the DAC output signal. After deriving the architecture on the system level, an actual transistor level circuit is designed in 180 nm CMOS for a sampling frequency of 300 MHz. This circuit is evaluated through extensive simulations and it is found that its image rejection ratio is 20 dB better than the conventional zero-order-hold and 10-dB better than a 1st-order lowpass. Instead its performance is close to that of a 2nd-order lowpass filter.}},
author = {{Riem, Robbe and Cromheecke, Tobias and Raman, Johan and Rombouts, Pieter}},
booktitle = {{2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022)}},
isbn = {{9781665488235}},
keywords = {{FOH reconstruction filter,in-the-Ioop sampling amplifier (ILSA),image,suppression,signal-to-image ratio (SIMR)}},
language = {{eng}},
location = {{Glasgow, Scotland}},
pages = {{4}},
publisher = {{IEEE}},
title = {{First-order hold DAC reconstruction filtering for efficient image rejection}},
url = {{http://doi.org/10.1109/ICECS202256217.2022.9970884}},
year = {{2022}},
}
- Altmetric
- View in Altmetric
- Web of Science
- Times cited: