Show
Sort by
-
Developing memory templates for high level synthesis compilers
-
A parallel for loop memory template for a high level synthesis compiler
-
- Conference Paper
- P1
- open access
Towards a tighter integration of generated and custom-made hardware
-
Applying parameterizable dynamic configurations to sequence alignment
-
- Conference Paper
- C3
- open access
CLooGVHDL and JCCI
-
- Conference Paper
- C1
- open access
Optimizing the FPGA memory design for a Sobel edge detector
-
- Conference Paper
- C1
- open access
Optimizing the FPGA memory design for a Sobel edge detector
-
Constructing application-specific memory hierarchies on FPGAs
-
Embedding smart buffers for window operations in a stream-oriented C-to-VHDL compiler
-
FPGA Resource Estimation for Loop Controllers
(2008) p.9-15