ereprof. dr. ir. Erik D'Hollander
Show
Sort by
-
- Conference Paper
- C3
- open access
Exploring large language models for HDL verilog
-
ZyPy : intercepting NumPy operations for acceleration on FPGAs
-
- Conference Paper
- C3
- open access
Accelerating python numerical libraries using FPGAs
-
- Conference Paper
- P1
- open access
Empowering parallel computing with field programmable gate arrays
-
- Journal Article
- A2
- open access
Mapping a guided image filter on the HARP reconfigurable architecture using OpenCL
-
- Conference Paper
- C3
- open access
Exploring Opencl on a CPU-FPGA heterogeneous architecture research platform (HARP)
-
- Conference Paper
- P1
- open access
Heterogeneous cloud computing : design methodology to combine hardware accelerators
-
- Conference Paper
- C3
- open access
Remote Procedure Call compiler for Field-Programmable Gate Arrays
-
- Conference Paper
- C1
- open access
ParaFPGA 2017 : enlarging the scope of parallel programming with FPGAs
-
Calling hardware procedures in a reconfigurable accelerator using RPC-FPGA