prof. dr. ir. Dirk Stroobandt
- Work address
-
Technologiepark Zwijnaarde 126
9052 Zwijnaarde - Dirk.Stroobandt@UGent.be
- ORCID iD
-
0000-0002-4477-5313
Show
Sort by
-
Accelerating python numerical libraries using FPGAs
-
Multi-die heterogeneous FPGAs : how balanced should netlist partitioning be?
-
- Conference Paper
- C3
- open access
Update logic synthesis objectives for better placement and routing
-
- Conference Paper
- C3
- open access
Multi-die heterogeneous FPGAs : how balanced should netlist partitioning be?
-
RWRoute : an open-source timing-driven router for commercial FPGAs
-
cREAtIve : reconfigurable embedded artificial intelligence
-
In-circuit debugging with dynamic reconfiguration of FPGA interconnects
-
3D NoC emulation model on a single FPGA
-
Accelerating FPGA routing through algorithmic enhancements and connection-aware parallelization
-
On the exploration of connection-aware partitioning for parallel FPGA routing