Show
Sort by
-
TAISC: a cross-platform MAC protocol compiler and execution engine
-
- Conference Paper
- C1
- open access
A low power 40 Gbit/s cascaded extension to bit-interleaving optical networks enabling next-generation metro/access connectivity
-
- Conference Paper
- C1
- open access
Hardware accelerated SDR platform for adaptive air interfaces
-
- Conference Paper
- C1
- open access
Wireless software and hardware platforms for flexible and unified radio and network control
-
- Conference Paper
- P1
- open access
Voltage controlled oscillators for 40Gbit/s cascaded bit-interleaving PON
-
- Conference Paper
- P1
- open access
New method to design multiplier-less pulse shaping filters with minimal number of operations
-
- Journal Article
- A1
- open access
The 40 Gbps cascaded bit-interleaving PON
-
CBI-PON: a low power solution offering flexible bandwidth Allocation for 40 Gbit/s next generation metro/access networks
-
- Journal Article
- A1
- open access
A low-energy rate-adaptive bit-interleaved passive optical network
-
- Journal Article
- A1
- open access
Fast synchronization 3R burst-mode receivers for passive optical networks
-
Energieverlagende technieken in toegangsnetwerken van de volgende generatie
(2014) -
- Conference Paper
- C1
- open access
High-speed electronics for short-link communication
-
A large input range source-follower based bi-quad filter cell
-
- Journal Article
- A1
- open access
Fast H.264 intra prediction for network video processing
-
- Journal Article
- A1
- open access
Demonstration of low-power bit-interleaving TDM PON
-
- Journal Article
- A1
- open access
10 Gbit/s bit interleaving CDR for low-power PON
-
Demonstration of low-power bitinterleaving TDM PON
-
A 2.45 GHz +20 dBm fast switching Class-E power amplifier with 43% PAE and a 18 dB wide power range in 0.18 um CMOS
-
- Conference Paper
- C3
- open access
Dedicated H.264/MPEG4 intra 4x4 encoder for network video processing
-
- Journal Article
- A1
- open access
Novel data storage for H.264 motion compensation: system architecture and hardware implementation
-
Comparative study on the effects of PVT variations between a novel all-MOS current reference and alternative CMOS solutions